

ISL2110, ISL2111

100V, 3A/4A Peak, High Frequency Half-Bridge Drivers

FN6295 Rev.7.00 Mar 16, 2017

DATASHEET

The ISL2110, ISL2111 are 100V, high frequency, half-bridge N-Channel power MOSFET driver ICs. They are based on the popular HIP2100, HIP2101 half-bridge drivers, but offer several performance improvements. Peak output pull-up/pull-down current has been increased to 3A/4A, which significantly reduces switching power losses and eliminates the need for external totem-pole buffers in many applications. Also, the low end of the V_{DD} operational supply range has been extended to 8VDC. The ISL2110 has additional input hysteresis for superior operation in noisy environments and the inputs of the ISL2111, like those of the ISL2110, can now safely swing to the V_{DD} supply rail.

Related Literature

- For a full list of related documents, visit our website
- ISL2110, ISL2111 product pages

Applications

- Telecom half-bridge DC/DC converters
- Telecom full-bridge DC/DC converters
- Two-switch forward converters
- · Active-clamp forward converters
- Class-D audio amplifiers

Features

- Drives N-Channel MOSFET half-bridge
- SOIC, DFN, and TDFN package options
- SOIC, DFN, and TDFN packages compliant with 100V conductor spacing guidelines per IPC-2221
- Pb-free (RoHS compliant)
- Bootstrap supply max voltage to 114VDC
- On-chip 1W bootstrap diode
- · Fast propagation times for multi-MHz circuits
- Drives 1nF load with typical rise/fall times of 9ns/7.5ns
- CMOS compatible input thresholds (ISL2110)
- 3.3V/TTL compatible input thresholds (ISL2111)
- · Independent inputs provide flexibility
- No start-up problems
- Outputs unaffected by supply glitches, HS ringing below ground or HS slewing at high $d\nu/dt$
- · Low power consumption
- Wide supply voltage range (8V to 14V)
- Supply undervoltage protection
- 1.6W/1W typical output pull-up/pull-down resistance



FIGURE 1. APPLICATION BLOCK DIAGRAM



Functional Block Diagram



*EPAD = Exposed Pad. The EPAD is electrically isolated from all other pins. For best thermal performance, connect the EPAD to the PCB power ground plane.

FIGURE 2. FUNCTIONAL BLOCK DIAGRAM



Application Diagrams



FIGURE 3. TWO-SWITCH FORWARD CONVERTER



FIGURE 4. FORWARD CONVERTER WITH AN ACTIVE-CLAMP

Ordering Information

PART NUMBER (<u>Notes 3, 4</u>)	PART MARKING	TEMP RANGE (°C)	PACKAGE (Rohs compliant)	PKG. DWG. #
ISL2110ABZ (<u>Note 1</u>)	2110 ABZ	-40 to +125	8 Ld SOIC	M8.15
ISL2110AR4Z (<u>Note 2</u>)	211 0AR4Z	-40 to +125	12 Ld 4x4 DFN	L12.4x4A
ISL2111ABZ (<u>Note 1</u>)	2111 ABZ	-40 to +125	8 Ld SOIC	M8.15
ISL2111AR4Z (<u>Note 2</u>)	211 1AR4Z	-40 to +125	12 Ld 4x4 DFN	L12.4x4A
ISL2111ARTZ (<u>Note 2</u>)	211 1ARTZ	-40 to +125	10 Ld 4x4 TDFN	L10.4x4
ISL2111BR4Z (<u>Note 2</u>)	211 1BR4Z	-40 to +125	8 Ld 4x4 DFN	L8.4x4

NOTES:

1. Add "-T" for 2.5k unit tape and reel options. Refer to TB347 for details on reel specifications.

2. Add "-T" suffix for 6k unit tape and reel options. Refer to TB347 for details on reel specifications.

3. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pbfree products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

4. For Moisture Sensitivity Level (MSL), please see device information page for <u>ISL2110, ISL2111</u>. For more information on MSL, see Tech Brief <u>TB363</u>.



Pin Configurations



Pin Descriptions

SYMBOL	DESCRIPTION
VDD	Positive supply to lower gate driver. Bypass this pin to VSS.
HB	High-side bootstrap supply. External bootstrap capacitor is required. Connect positive side of bootstrap capacitor to this pin. Bootstrap diode is on-chip.
но	High-side output. Connect to gate of high-side power MOSFET.
HS	High-side source connection. Connect to source of high-side power MOSFET. Connect negative side of bootstrap capacitor to this pin.
н	High-side input
LI	Low-side input
VSS	Chip negative supply, which will generally be ground.
LO	Low-side output. Connect to gate of low-side power MOSFET.
NC	No connect
EPAD	Exposed pad. Connect to ground or float. The EPAD is electrically isolated from all other pins.



Absolute Maximum Ratings

Supply Voltage, V _{DD} , V _{HB} - V _{HS} (<u>Notes 5</u> , <u>6</u>)	0.3V to 18V
LI and HI Voltages (Note 6)	0.3V to V _{DD} + 0.3V
Voltage on LO (<u>Note 6</u>)	0.3V to V _{DD} + 0.3V
Voltage on HO (<u>Note 6</u>)	.V _{HS} - 0.3V to V _{HB} + 0.3V
Voltage on HS (Continuous) (<u>Note 6</u>)	
Voltage on HB (<u>Note 6</u>)	
Average Current in V _{DD} to HB Diode	100mA

Maximum Recommended Operating Conditions

Supply Voltage, V _{DD}	
Voltage on HS	1V to 100V
Voltage on HS	
Voltage on HB	.V _{HS} +7V to V _{HS} +14V and V _{DD} - 1V to V _{DD} +100V
HS Slew Rate	<50V/ns

Thermal Information

Thermal Resistance (Typical)	θ _{JA} (°C/W)	θ JC (°C∕W)
8 Ld SOIC (<u>Notes 7</u> , <u>10</u>)	95	46
10 Ld TDFN (<u>Notes 8, 9</u>)	40	2.5
12 Ld DFN (<u>Notes 8, 9</u>)	39	2.5
8 Ld DFN (<u>Notes 8, 9</u>)	40	4.0
Max Power Dissipation at +25°C in Free Air		
8 Ld SOIC (<u>Notes 7</u> , <u>10</u>)		1 .3W
10 Ld TDFN (<u>Notes 8</u> , <u>9</u>)		3.0W
12 Ld DFN (<u>Notes 8,</u> <u>9</u>)		3.1W
8 Ld DFN (<u>Notes 8, 9</u>)		3.1W
Storage Temperature Range	6!	5°C to +150°C
Junction Temperature Range		5°C to +150°C
Pb-Free Reflow Profile		see <u>TB493</u>

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

NOTES:

- 5. The ISL2110 and ISL2111 are capable of derated operation at supply voltages exceeding 14V. Figure 24 shows the high-side voltage derating curve for this mode of operation.
- 6. All voltages referenced to V_{SS} unless otherwise specified.
- 7. θ_{JA} is measured with the component mounted on a high-effective thermal conductivity test board in free air. See Tech Brief TB379 for details.
- θ_{JA} is measured in free air with the component mounted on a high-effective thermal conductivity test board with "direct attach" features. See Tech Brief <u>TB379</u>.
- 9. For θ_{JC} , the "case temp" location is the center of the exposed metal pad on the package underside.
- 10. For θ_{JC} , the "case temp" location is taken at the package top center.

Tj = +25°C T_J = -40°C to +125°C MIN MAX MIN MAX PARAMETERS SYMBOL TEST CONDITIONS UNIT (Note 11) TYP (<u>Note 11</u>) (Note 11) (Note 11) SUPPLY CURRENTS ISL2110; LI = HI = 0V 0.10 V_{DD} Quiescent Current 0.25 0.30 mΑ IDD --V_{DD} Quiescent Current ISL2111; LI = HI = 0V 0.30 0.45 _ 0.55 mΑ -IDD V_{DD} Operating Current ISL2110; f = 500kHz 3.4 5.0 5.5 IDDO -_ mA 5.0 5.5 V_{DD} Operating Current IDDO ISL2111; f = 500kHz _ 3.5 mΑ Total HB Quiescent Current LI = HI = OV0.10 0.15 0.20 mΑ I_{HB} --**Total HB Operating Current** f = 500 kHz3.4 5.0 5.5 mΑ I_{HBO} --HB to VSS Current, Quiescent $LI = HI = 0V; V_{HB} = V_{HS} = 114V$ 0.05 1.50 10 μA I_{HBS} --HB to VSS Current, Operating f = 500kHz; V_{HB} = V_{HS} = 114V -1.2 _ mΑ IHBSO --**INPUT PINS** Low Level Input Voltage Threshold ISL2110 3.7 4.4 3.5 v VIL --Low Level Input Voltage Threshold ISL2111 1.4 1.8 _ 1.2 ٧ VIL _ ISL2110 v High Level Input Voltage Threshold VIH -6.6 7.4 _ 7.6 High Level Input Voltage Threshold ISL2111 1.8 2.2 2.4 v VIH ISL2110 v Input Voltage Hysteresis 2.2 VIHYS ----Input Pull-Down Resistance 210 100 500 kΩ Rı --

Electrical Specifications $V_{DD} = V_{HB} = 12V$, $V_{SS} = V_{HS} = 0V$, no load on LO or HO, unless otherwise specified.



Electrical Specifications $V_{DD} = V_{HB} = 12V$, $V_{SS} = V_{HS} = 0V$, no load on LO or HO, unless otherwise specified. (Continued)

			Tj = +25°C		T _J = -40°C to +125°C			
PARAMETERS	SYMBOL	TEST CONDITIONS	MIN (<u>Note 11</u>)	ТҮР	MAX (<u>Note 11</u>)	MIN (<u>Note 11</u>)	MAX (<u>Note 11</u>)	UNIT
UNDERVOLTAGE PROTECTION					1	I		
V _{DD} Rising Threshold	V _{DDR}		6.1	6.6	7.1	5.8	7.4	v
V _{DD} Threshold Hysteresis	V _{DDH}		-	0.6	-	-	-	v
HB Rising Threshold	V _{HBR}		5.5	6.1	6.8	5.0	7.1	v
HB Threshold Hysteresis	V _{HBH}		-	0.6	-	-	-	v
BOOTSTRAP DIODE	1		L		ł	1		
Low Current Forward Voltage	V _{DL}	I _{VDD-HB} = 100μA	-	0.5	0.6	-	0.7	v
High Current Forward Voltage	V _{DH}	I _{VDD-HB} = 100mA	-	0.7	0.9	-	1	v
Dynamic Resistance	R _D	I _{VDD-HB} = 100mA	-	0.7	1	-	1.5	Ω
LO GATE DRIVER	l	l			1	1		
Low Level Output Voltage	V _{OLL}	I _{LO} = 100mA	-	0.1	0.18	-	0.25	v
High Level Output Voltage	V _{OHL}	$I_{LO} = -100 \text{mA}, V_{OHL} = V_{DD} - V_{LO}$	-	0.16	0.23	-	0.3	v
Peak Pull-Up Current	I _{OHL}	$V_{LO} = OV$	-	3	-	-	-	Α
Peak Pull-Down Current	IOLL	V _{LO} = 12V	-	4	-	-	-	Α
HO GATE DRIVER	l		L		1	I		
Low Level Output Voltage	V _{OLH}	I _{HO} = 100mA	-	0.1	0.18	-	0.25	v
High Level Output Voltage	V _{OHH}	I _{HO} = -100mA, V _{OHH} = V _{HB} - V _{HO}	-	0.16	0.23	-	0.3	v
Peak Pull-Up Current	Іонн	V _{HO} = 0V	-	3	-	-	-	Α
Peak Pull-Down Current	IOLH	V _{HO} = 12V	-	4	-	-	-	Α

Switching Specifications $V_{DD} = V_{HB} = 12V$, $V_{SS} = V_{HS} = 0V$, No Load on LO or HO, unless otherwise specified.

			T _J = +25°C			T _J = -40°C to +125°C		
PARAMETERS	SYMBOL	TEST CONDITIONS	MIN (<u>Note 11</u>)	ТҮР	MAX (<u>Note 11</u>)	MIN (<u>Note 11</u>)	MAX (<u>Note 11</u>)	UNIT
Lower Turn-Off Propagation Delay (LI Falling to LO Falling)	t _{LPHL}		-	32	50	-	60	ns
Upper Turn-Off Propagation Delay (HI Falling to HO Falling)	t _{HPHL}		-	32	50	-	60	ns
Lower Turn-On Propagation Delay (LI Rising to LO Rising)	t _{LPLH}		-	39	50	-	60	ns
Upper Turn-On Propagation Delay (HI Rising to HO Rising)	t _{HPLH}		-	38	50	-	60	ns
Delay Matching: Upper Turn-Off to Lower Turn-On	t _{MON}		1	8	-	-	16	ns
Delay Matching: Lower Turn-Off to Upper Turn-On	t _{MOFF}		1	6	-	-	16	ns
Either Output Rise Time (10% to 90%)	t _{RC}	C _L = 1nF	-	9	-	-	-	ns
Either Output Fall Time (90% to 10%)	t _{FC}	C _L = 1nF	-	7.5	-	-	-	ns
Either Output Rise Time (3V to 9V)	t _R	C _L = 0.1µF	-	0.3	0.4	-	0.5	μs
Either Output Fall Time (9V to 3V)	t _F	C _L = 0.1µF	-	0.19	0.3	-	0.4	μs
Minimum Input Pulse Width that Changes the Output	t _{PW}		-	-	-	-	50	ns
Bootstrap Diode Turn-On or Turn-Off Time	t _{BS}		-	10	-	-	-	ns

NOTE:

11. Parameters with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified. Temperature limits established by characterization and are not production tested.



Timing Diagrams



FIGURE 5. PROPAGATION DELAYS







Typical Performance Curves



FIGURE 7. ISL2110 IDD OPERATING CURRENT vs FREQUENCY



FIGURE 8. ISL2111 IDD OPERATING CURRENT vs FREQUENCY



FIGURE 9. I_{HB} OPERATING CURRENT vs FREQUENCY



FIGURE 11. HIGH LEVEL OUTPUT VOLTAGE vs TEMPERATURE



FIGURE 10. IHBS OPERATING CURRENT vs FREQUENCY







Typical Performance Curves (Continued)







FIGURE 15. ISL2110 PROPAGATION DELAYS vs TEMPERATURE



FIGURE 17. ISL2110 DELAY MATCHING vs TEMPERATURE







FIGURE 16. ISL2111 PROPAGATION DELAYS vs TEMPERATURE







Typical Performance Curves (Continued)



FIGURE 19. PEAK PULL-UP CURRENT vs OUTPUT VOLTAGE



FIGURE 21. ISL2110 QUIESCENT CURRENT vs VOLTAGE



FIGURE 23. BOOTSTRAP DIODE I-V CHARACTERISTICS



FIGURE 20. PEAK PULL-DOWN CURRENT vs OUTPUT VOLTAGE



FIGURE 22. ISL2111 QUIESCENT CURRENT vs VOLTAGE



FIGURE 24. V_{HS} VOLTAGE vs V_{DD} VOLTAGE



Revision History The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please visit our website to make sure you have the latest revision.

DATE	REVISION	CHANGE
Mar 16, 2017	FN6295.7	Corrected the branding of FG ISL2111BR4Z in the order information table from "211 1BR4A" to "211 1BR4Z".
		Added Revision History table and About Intersil information.
		Updated L10.4x4 Package Outline Drawing from Rev 1 to Rev 2. Change since Rev 1 is:
		"Tiebar note update from 'Tiebar shown (if present) is a non-functional feature' to 'Tiebar shown (if present) is a non-functional feature and may be located on any of the 4 sides (or ends)'".
		Updated L12.4x4A Package Outline Drawing from Rev 1 to Rev 3. Changes since Rev 1 are:
		"Tiebar note update from 'Tiebar shown (if present) is a non-functional feature' to 'Tiebar shown (if present) is a non-functional feature and may be located on any of the 4 sides (or ends)'";
		"Bottom View changed from '3.2 REF' TO '2.5 REF'"; "Typical Recommended Land Pattern changed from '3.80' to '3.75'";
		"Updated to new POD format by removing table listing dimensions and moving dimensions onto drawing and "Added typical recommended land pattern".
		Updated M8.15 Package Outline Drawing from Rev 3 to Rev 4. Change since Rev 3 is:
		"Changed Note 1 from 1982 to 1994".
		Updated L8.4x4 Package Outline Drawing from Rev 0 to Rev 1. Change since Rev 0 is:
		"Tiebar note update from 'Tiebar shown (if present) is a non-functional feature' to 'Tiebar shown (if present) is a non-functional feature and may be located on any of the 4 sides (or ends)".

About Intersil

Intersil Corporation is a leading provider of innovative power management and precision analog solutions. The company's products address some of the largest markets within the industrial and infrastructure, mobile computing, and high-end consumer markets.

For the most updated datasheet, application notes, related documentation, and related parts, see the respective product information page found at <u>www.intersil.com</u>.

For a listing of definitions and abbreviations of common terms used in our documents, visit: <u>www.intersil.com/glossary</u>.

You may report errors or suggestions for improving this datasheet by visiting www.intersil.com/ask.

Reliability reports are also available from our website at <u>www.intersil.com/support</u>.

© Copyright Intersil Americas LLC 2006-2017. All Rights Reserved. All trademarks and registered trademarks are the property of their respective owners.

For additional products, see www.intersil.com/en/products.html

Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at www.intersil.com/en/support/qualandreliability.html

Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com



L10.4x4

10 LEAD THIN DUAL FLAT NO-LEAD PLASTIC PACKAGE Rev 2, 4/15



TOP VIEW



TYPICAL RECOMMENDED LAND PATTERN

BOTTOM VIEW





DETAIL "X"

NOTES:

1. Dimensions are in millimeters. Dimensions in () for Reference Only.

- 2. Dimensioning and tolerancing conform to AMSE Y14.5m-1994.
- 3. Unless otherwise specified, tolerance : Decimal ± 0.05
- **Dimension b applies to the metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip.**
- 5. Tiebar shown (if present) is a non-functional feature and may be located on any of the 4 sides (or ends).
- The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature.



L12.4x4A

12 LEAD DUAL FLAT NO-LEAD PLASTIC PACKAGE Rev 3, 3/15



TOP VIEW













NOTES:

1. Dimensions are in millimeters. Dimensions in () for Reference Only.

- 2. Dimensioning and tolerancing conform to AMSE Y14.5m-1994.
- 3. Unless otherwise specified, tolerance : Decimal ± 0.05
- Lead width applies to the metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip.
- 5. Tiebar shown (if present) is a non-functional feature and may be located on any of the 4 sides (or ends).
- The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature.



M8.15

8 LEAD NARROW BODY SMALL OUTLINE PLASTIC PACKAGE Rev 4, 1/12



TOP VIEW

5.00 (0.197)

4.80 (0.189)

1.27 (0.050)

0.51(0.020)

0.33(0.013)

SIDE VIEW "A





TYPICAL RECOMMENDED LAND PATTERN

NOTES:

SEATING PLANE

1.75 (0.069)

1.35 (0.053)

-C-

- 1. Dimensioning and tolerancing per ANSI Y14.5M-1994.
- Package length does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
- 3. Package width does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25mm (0.010 inch) per side.
- 4. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
- 5. Terminal numbers are shown for reference only.
- 6. The lead width as measured 0.36mm (0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61mm (0.024 inch).
- 7. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.
- 8. This outline conforms to JEDEC publication MS-012-AA ISSUE C.



L8.4x4

8 LEAD DUAL FLAT NO-LEAD PLASTIC PACKAGE Rev 1, 03/15



TOP VIEW







NOTES:

- 1. Dimensions are in millimeters. Dimensions in () for Reference Only.
- 2. Dimensioning and tolerancing conform to ASME Y14.5m-1994.
- 3. Unless otherwise specified, tolerance : Decimal ± 0.05
- A Dimension applies to the metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip.
- 5. Tiebar shown (if present) is a non-functional feature and may be located on any of the 4 sides (or ends).
- **<u>c</u>** The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature.



For the most recent package outline drawing, see <u>L8.4x4</u>.