

DS3184DK Quad ATM/Packet PHYs for DS3/E3/STS-1 with Built-In LIU Demo Kit

www.maxim-ic.com

GENERAL DESCRIPTION

The DS3184DK is an easy-to-use demo kit for the DS3184. A surface-mounted DS3184 and careful layout of the analog signal traces provide maximum signal integrity to demonstrate the transmit and receive capabilities of the DS3184. On-board Dallas microcontroller 8051-compatible and included software give point-and-click access to configuration and status registers from a personal computer. General-purpose LEDs on the board can easily be configured to indicate various alarm conditions for all four ports. The board provides eight BNC connectors for the line-side transmit and receive differential pairs, two 140-pin connectors for system interface signals, and two FPGAs to support overhead functions. All LEDs and connectors are clearly labeled with silkscreening to identify associated signals.

DEMO KIT CONTENTS

DS3184DK Board CD-ROM ChipView Software DS3184 Definition Files DS3184DK Data Sheet DS3184 Data Sheet

ORDERING INFORMATION

PART	DESCRIPTION
DS3184DK	Demo Kit for the DS3184

FEATURES

- Soldered DS3184 for Best Signal Integrity
- BNC Connectors, Transformers, and Termination Passives for All Four LIUs
- Careful Layout for Analog Signal Paths
- Equipment-Side Connector for External Data Source/Sink or System Side Loopback
- On-Board DS3, E3, and STS-1 Crystal Oscillators
- DS3184 Configured for CPU Bus Operation for Complete Control Over the Device
- On-Board Dallas Microcontroller and Included Software Provide Point-and-Click Access to the DS3184 Register Set
- General-Purpose LEDs can be Configured for Various Alarm Conditions
- Banana Jack Connectors for V_{DD} and GND Support Use of Lab Power Supplies
- Separate DS3184 V_{DD} to Allow I_{DD} Measurements
- Easy-to-Read Silkscreen Labels Identify the Signals Associated with All Connectors, Jumpers, and LEDs

DS3184 DEMO KIT BOARD



COMPONENT LIST

DESIGNATION QTY		DESCRIPTION	MANUFACTURER	PART
C1, C2, C12, C13, C14, C18, C19, C44, C54, C57, C65, C69, C70, C74, C75	15	10µF ±20%, 10V ceramic capacitors (1206)	Panasonic	ECJ-3YB1A106M
C3–C7, C9, C10, C11, C20, C21, C24–C38, C46, C47, C58–C64, C66, C67, C68, C76–C87, C95, C98, C100, C102, C109–C137		$0.1 \mu F$ $\pm 20\%$ 16V X7R ceramic capacitors	AVX	0603YC104MAT
C8, C15, C39, C40	4	4.7 μ F ±10%, 25V X5R ceramic capacitors	Panasonic	ECJ-3YB1E475K
C16, C17, C41, C42	4	6.8μF 10%, 6.3V X5R ceramic capacitors (1206)	Panasonic	ECJ-3YB0J685K
C22, C23	2	22pF ±5%, 25V NPO ceramic capacitors	AVX	06033A220JAT
C43, C103	2	68μ F $\pm 20\%$, 16V tantalum capacitors (D case)	Panasonic	ECS-T1CD686R
D1	1	Diode, 1A, 50V, general-purpose silicon	General Semiconductor	1N4001
DS1, DS10	2	Green SMD LEDs	Panasonic	LN1351C
DS2–DS9	8	Red SMD LEDs	Panasonic	LN1251C
DS21	1	Red SMD LED	Panasonic	LN1251C
J1, J4	2	Sockets, banana plug, horizontal, red	Mouser (distributor)	164-6219
J2, J3 2		Plugs, SMD, 140-pin, 0.8mm, 2-row vertical	AMP	179031-6
J5 1		Socket, banana plug, horizontal, black	Mouser (distributor)	164-6218
J6, J8, J10, J12 4		BNC connectors 75Ω, vertical, 5-pin	Cambridge	CP-BNCPC-004
J7, J9, J11, J13	4	Connector, BNC, 75 ohm, right angle, 5-pin	Trompeter	UCBJR220
J14 1		Amphenol, right-angle BNC	Amphenol	31-5431
J15–J18 4		Terminal strip, 16-pin, dual-row, vertical	Samtec	TSW-108-07-T-D
J21 1		Connector, DB9, right-angle, long case	AMP	747459-1
J25 1 T		Terminal strip, 10-pin, dual-row, vertical	_	_
JMP1, JMP2, JMP15 3		2-pin header, 0.100 centers, vertical	Samtec	TSW-102-07-T-S
JMP3–JMP6, JMP11–JMP14, JMP16, JMP17, 15 JMP18, JMP23– JMP26		3-pin header, 0.100 centers, vertical	Samtec	TSW-103-07-T-S
JMP7–JMP10, JMP19–JMP22	8	Do not place, open 2 pin TH jumper		
R1, R2, R3, R16– R19, R36–R39, R41–R51, R53– 41 R59, R61–R68, R229–R231, R244		$0\Omega \pm 1\%$, 1/16W resistors (0603)	AVX	CJ10-000F
R4, R146, R147, R148, R158, R159, R160	7	Resistors (0603) Do not populate	_	_
R5, R8–15, R92, R93, R95, R161, R270–R285, R313– R320	37	10kΩ ±5%, 1/16W resistors (0603)	Panasonic	ERJ-3GEYJ103V

DESIGNATION	A QTY DESCRIPTION MANUFACTURER		PART	
R6, R7, R28–R35, R77–R91, R94, R96–R145, R149– R157, R162–R228, R233–R240, R255– R266, R305–R312, R321–R329	189	33Ω ±5%, 1/16W resistors (0603)	Panasonic	ERJ-3GEYJ330V
R20–R27, R69–R76	16	332 Ω ±1%, 1/16W resistors (0603)	Panasonic	ERJ-3EKF3320V
R52, R246–R254	10	330 Ω ±5%, 1/16W resistors (0603)	Panasonic	ERJ-3GEYJ331V
R232	1	51.1Ω ±1%, 1/16W resistor (0603)	Panasonic	ERJ-3EKF51R1V
R241	1	3.3k Ω ±5%, 1/16W resistor (0603)	Panasonic	ERJ-3GEYJ332V
R242, R243, R245, R267, R268, R269	6	4.7k Ω ±5%, 1/16W resistors (0603)	Panasonic	ERJ-3GEYJ472V
R286–R304, R330	20	100 Ω ±5%, 1/16W resistors (0603)	Panasonic	ERJ-3GEYJ101V
SW5	1	Switch, momentary, 4-pin, single pole	Panasonic	EVQPAE04M
T1, T2 2		Octal T3/E3 transformers, 1 to 2, SMD 32-pin	Pulse Engineering	T3049
TP3–TP10, TP17, TP21–TP32, TP70 22		Test points, 1 plated hole, do not stuff	_	_
U1 1		Quad ATM/Packet PHYs for DS3\E3\STS1 with built-in LIU (400-pin CSBGA)	Dallas Semiconductor	DS3184
U2	1	Quad DS3/E3/STS1 LIU (144-pin CSBGA)	Dallas Semiconductor	DS3154
U3 1 Dual RS-232 transmitter/receiver (16-pin SO, 300 mils) Da		Dallas Semiconductor	DS232AS	
U4, U5, U6, U10, U11, U12 6		IC, 3.3V octal buffer/driver (20-pin narrow SOP)	Texas Instruments	SN74ALVC244NSR
U8 1		IC, 3-line to 8-line decoder/demultiplexer (16-pin SOIC)	Texas Instruments	SN74HC138NSR
U9	1	Microprocessor voltage monitor, 3.08V reset (4-pin SOT143)	Maxim	MAX811TEUS-T
U13	1	IC, TinyLogic ultra-high-speed 2-input exclusive- OR gate (5-pin SOT23)	Fairchild	NC7SZ86M5
U14	1	Microprocessor voltage monitor, 4.38V reset (4-pin SOT143)	Maxim	MAX812MEUS-T
U17	1	Microprocessor reset circuit, 3.08V reset (3-pin SC70)	Maxim	MAX803TEXR-T
U18–U25, U41–U46	14	IC, TinyLogic ultra-high-speed 2-input OR gate (5-pin SOT23)	Fairchild	NC7SZ32M5
U26, U27, U29	3	3.3V linear regulator (16-pin TSSOP-EP)	Maxim	MAX1793EUE-33
U28	1	IC, Xilinx platform flash in-system-programmable config PROM (20-pin TSSOP)	Xilinx	XCF04SVO20C
U30	1	1.8V linear regulator (16-pin TSSOP-EP)	Maxim	MAX1793EUE-18
U31 1 IC, he		IC, hex inverter, SOIC	Toshiba TC74HC04AFN	

DESIGNATION	TION QTY DESCRIPTION		MANUFACTURER	PART
U32, U33, U34	3	IC, 5.0V octal buffer/driver (20-pin narrow SOIC)	Texas Instruments	SN74HC244NSR
U40	1 High-speed microcontroller (44-pin TQFP) D		Dallas Semiconductor	DS87C520-ECL
U50, U51 2 IC, Xilin (144-pir		IC, Xilinx Spartan 100k gate, 1.8V FPGA (144-pin TQFP)	Xilinx	XC2S100E-6TQ144C
Y1	1	11.0592MHz low-profile crystal	Pletronics	LP49-33-11.0592M
Y2 1 3.3V, 34.368MHz oscillator		Saronix	NTH089AA3-34.368	
Y4 1 3.3		3.3V, 44.736MHz oscillator	Saronix	NTH089AA3-44.736
Y3 1 3.3V, 51.840MHz oscillator		3.3V, 51.840MHz oscillator	Saronix	NTH089AA3-51.840

BOARD FLOOR PLAN

Figure 1 shows the floor plan of the DS3184DK. The DS3184 is near the center of the board. The analog circuitry is on the right side of the board, which includes transformers and BNC connectors. There is an optional external LIU (DS3154) that can be used in certain configurations. Located one above and one below of the DS3184 are two FPGAs that, along with headers, provide access to the overhead signals. The microprocessor is on the left top of the board, clock distribution is in the left center, and system interface is at the left bottom. General-purpose LEDs, which are driven by configurable outputs, are located at the top of the board. In the upper-left corner are banana jacks for ground, 5V (regulated to provide board V_{DD}), and a separate DS3184 V_{DD} (useful for DS3184 I_{DD} measurements). There are connectors provided for the serial interface to the microprocessor and the JTAG chain. The board also contains DS3, E3, and STS1 oscillators and the necessary jumpers to configure both the DS3184 and the DS3154 clocking.



Figure 1. Board Floor Plan

CLOCK JUMPERS

Jumper JMP16 (middle left of board) selects the clock source (external BNC or on-board oscillator) for both CLKA and the system clocks on the DS3184. Jumpers JMP17, JMP18, and JMP23 select the source of the clocks to the external LIU (DS3154), which can be on-board oscillators or a CLAD output of the DS3184. Jumpers JMP24, JMP25, and JMP26 select the specific CLAD output to be connected to the LIU clock inputs on the DS3154.

LINE-SIDE CONNECTIONS

The DS3184DK implements the transmit (Tx) and receive (Rx) line interface networks recommended in the DS3184 data sheet and shown in <u>Figure 2</u>. The BNC connectors for LIU1 are labeled TX1 and RX1. The BNC connectors for LIU2 are labeled TX2 and RX2. The BNC connectors for LIU3 are labeled TX3 and RX3. The BNC connectors for LIU4 are labeled TX4 and RX4.

Figure 2. Line-Side Circuitry



SYSTEM CONNECTOR

Two 140-pin connectors at the lower left of the board provide access to the DS3184 system interface pins. The connector labeled J2 supports the receive signals and J3 supports the transmit. There are ground pins spread over both connectors to maintain a low-impedance connection to interface boards. All the interface pins that are driven by the DK are series terminated at the driver to maintain signal integrity. Receive pins are looped back to transmit pins automatically when no interface board is connected via high-speed buffers. When an interface board is attached to the DK, the buffers are tri-stated.

MICROCONTROLLER

The DS87C520 microcontroller has factory-installed firmware in on-chip nonvolatile memory. This firmware translates memory access requests from the RS-232 serial port into register accesses on the DS3184. When the microcontroller starts up it turns on DS1, a green LED, to indicate that the controller is working correctly.

POWER-SUPPLY CONNECTORS

Connect a 5.0V power supply with a current rating of at least 1 amp across the red J1 and black J5 (GND) banana jacks for normal operation. Banana jack J4 accommodates DS3184 IDD measurements. This is accomplished by disconnecting the DS3184 VDD connections from the board VDD by removing jumpers 19, 20, 21, and 22. Diode

D1 provides protection against power connection reversal. The LED DS21 provides indications that a 5V supply is connected properly. The 5V supply is regulated to supply proper voltages to various circuits on the board.

CONNECTING TO A COMPUTER

Connect a standard DB-9 serial cable between the serial port on the DS3184DK and an available serial port on the host computer. The host computer must be a Windows®-based PC. Be sure the cable is a standard straight-through cable rather than a null-modem cable. Null-modem cables prevent proper operation.

INSTALLING AND RUNNING THE SOFTWARE

ChipView is a general-purpose program that supports a number of Dallas Semiconductor demo kits. To install the ChipView software, run SETUP.EXE from the disk included in the DS3184DK box or from the zip file downloadable on our website at www.maxim-ic.com/DS3184DK.

After installation, run the ChipView program with the DS3184DK board powered up and connected to the PC. If the default installation options were used, one easy way to run ChipView is to click the **Start** button on the Windows toolbar and select Programs→ChipView→ChipView. In the opening screen, click the **Register View** button. (The **Demo** and **Terminal** buttons are not supported for the DS3184DK.) Select the correct serial port in the *Port Selection* dialog box, then click OK.

Next, the *Definition File Assignment* window appears. This window has subwindows to select definition files for up to four separate boards on other Dallas evaluation platforms. Because ChipView is communicating with the DS3184DK, only one subwindow is active. In the active subwindow, select the **DS3184.DEF** definition file from the list shown, or browse to find it in another directory. Press the **Continue** button.

After selecting the definition file, the main part of the ChipView window displays the DS3184's register map (described in the DS3184 data sheet). To select a register, click on it in the register map. When a register is selected, the full name of the register and its bit map are displayed at the bottom of the ChipView window. Bits that are logic 0 are displayed in white, while bits that are logic 1 are displayed in green.

The ChipView software supports the following actions:

- **Toggle a bit.** Select the register in the register map and then click the bit in the bit map.
- Write a register. Select the register, click the Write button, and enter the value to be written.
- Write all registers. Click the Write All button and enter the value to be written.
- Read a register. Select the register in the register map and click the Read button.
- Read all registers. Click the Read All button.

Windows is a registered trademark of Microsoft Corp.

BASIC DS3184DK CONFIGURATION

The following example DS3 configuration provides a quick start to using the DS3184DK. The DS3184 and the DS3184DK can be configured in many other ways. To set up other configurations, refer to Section 9 of the DS3184 data sheet and other sections of this data sheet.

The following configuration supports port 1 only. The same directions apply for additional ports using the DEF files that support the specific port.

- Connect 5V between J1 and J5 and verify that jumpers 19 through 22 are installed. Verify LEDs DS1 and DS21 are on. Connect 75Ω coaxial cables to connectors J6 (Rx) and J7 (Tx). Verify J3 and J4 jumpers are set to the 84 position.
- Connect the serial port of a computer to J21. Run the ChipView application and load the definition file named ds3184.def provided with the kit.

The following registers in the DS3184 need to be configured. For ChipView-specific help, review the ChipView manual.

Select "ds3184.def slot_0" from the "DEF File Selection" Menu

Click Read All

Put DS3184 in known condition with all registers set to their default value by initiating a Global Reset

SET	GCR1L.RST	
CLEAR	GCR1L.RST	
CLEAR	GCR1L.RSTDP	clear data path resets

Note: To configure all 4 ports simultaneously, set GCR1U.GWRM.

SET	GCR1U.SIW[1:0]	=	01	16 bit system interface
SET	GCR1U.SIM[1:0]	=	11	POS PHY L3

Note: UTOPIA L2 is the default setting: GCR1U.SIM[1:0] = 00

Configure internal CLAD

Note: The following CLAD configuration requires a DS3 clock applied to CLKA (CLKB and CLKC are driven low).

See CLAD table in DS318x data sheet for other configurations

CLEAR	GCR2L.CLAD3
SET	GCR2L.CLAD2
CLEAR	GCR2L.CLAD1
CLEAR	GCR2L.CLAD0

Select "ports.def slot_0" from the "DEF File Selection" Menu

Click Read All

CLEAR	PCR1L.RSTDP	normal operation
CLEAR	PCR1L.PD	
SET	PCR1U.PAIS2	disable payload AIS
SET	PCR1U.PAIS1	
SET	PCR1U.PAIS0	
SET	PCR1U.LAIS1	disable line AIS
SET	PCR1U.LAIS0	

Configure the Framer and LIU

For DS3 C-bit format (default mode)

CLEA	R	PCR2L.FM5	
CLEA	R	PCR2L.FM4	
CLEA	R	PCR2L.FM3	
CLEA	R	PCR2L.FM2	
CLEA	R	PCR2L.FM1	
CLEA	R	PCR2L.FM0	
SET	PCR2	U.LM0	LIU on, No JA
SET	PCR2	U.LM1	JA on in RX path

Select "FIFO_ALL.def slot_0" from the "DEF File Selection" Menu

Click Read All

CLEAR TCR.TFRST – do this for all 4 ports CLEAR RCR.RFRST – do this for all 4 ports

SET TPACL of Port 1 = 0x00 (default setting) SET RPACL of Port 1 = 0x00 (default setting)

SET TPACL of Port 2 = 0x01SET RPACL of Port 2 = 0x01

SET TPACL of Port 3 = 0x02SET RPACL of Port 3 = 0x02

SET TPACL of Port 4 = 0x03SET RPACL of Port 4 = 0x03

SET RLCRU of Port $1 = 0x08$	– set receive FIFO almost empty level
SET TLCRU of Port $1 = 0x10$ (default)	– set transmit FIFO almost empty level

PC BOARD LAYOUT RECOMMENDATIONS

Standard high-speed layout guidelines should be observed when designing a PC board to support the DS3184. The DS3184 should have a low-impedance power supply path that is accomplished with an appropriate decoupling scheme. Decoupling capacitors should be connected directly to the planes with minimal trace length. Surface-mount ceramic capacitors should be used with one 0.1μ F per power pin to provide adequate decoupling. Bulk capacitors of the higher capacitance tantalum type should be used near the power-supply connections to provide low-frequency decoupling. All high-speed connections to the DS3184 should be designed with controlled impedance and proper terminations to prevent reflections. The differential connections to the primary or system side of the transformer should be short traces from the DS3184 run together with respect to differential pairs. The connections on the secondary or network side of the transformers should be 75 Ω controlled impedance traces.

DS3184 INFORMATION

The DS3184 Quick View page on our website has the latest DS3184 data sheet, application notes, and downloads. Go to <u>www.maxim-ic.com/DS3184</u>.

DS3184DK INFORMATION

The DS3184DK Quick View page on our website has the latest DS3184DK data sheet, ChipView software updates, and downloads. Go to <u>www.maxim-ic.com/DS3184DK</u>.

TECHNICAL SUPPORT

For additional technical support, please email your questions to telecom.support@dalsemi.com.

SCHEMATICS

The following 13 pages provide the schematic diagram of the DS3184DK.

Maxim/Dallas Semiconductor cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim/Dallas Semiconductor product. No circuit patent licenses are implied. Maxim/Dallas Semiconductor reserves the right to change the circuitry and specifications without notice at any time. Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 © 2006 Maxim Integrated Products • Printed USA

The Maxim logo is a registered trademark of Maxim Integrated Products, Inc. The Dallas logo is a registered trademark of Dallas Semiconductor Corporation.

10 of 23









-	8	7	6	5	4	З	2	1
р	$\begin{array}{c} \operatorname{RDATD} & 2 \xrightarrow{R77} & X \operatorname{RDAT} \\ \operatorname{RDAT1} & 37 \xrightarrow{R78} & 2 \times \operatorname{RDAT} \\ \operatorname{RDAT2} & 137 \xrightarrow{R78} & 2 \times \operatorname{RDAT} \\ \operatorname{RDAT2} & 137 \xrightarrow{R78} & 2 \times \operatorname{RDAT} \\ \operatorname{RDAT3} & 137 \xrightarrow{R78} & 2 \times \operatorname{RDAT} \\ \operatorname{RDAT3} & 137 \xrightarrow{R78} & 2 \times \operatorname{RDAT} \\ \operatorname{RDAT4} & 137 \xrightarrow{R78} & 2 \times \operatorname{RDAT} \\ \operatorname{RDAT4} & 137 \xrightarrow{R78} & 2 \times \operatorname{RDAT} \\ \operatorname{RDAT4} & 137 \xrightarrow{R78} & 2 \times \operatorname{RDAT} \\ \operatorname{RDAT5} & 137 \xrightarrow{R78} & 2 \times \operatorname{RDAT} \\ \operatorname{RDAT5} & 137 \xrightarrow{R78} & 2 \times \operatorname{RDAT} \\ \end{array}$	ID RPRTY1 R94 2XR I1 RDXA12 R33 1XR I2 RDXA21 R33 2XF I3 RDXA31 R33 2 I4 RDXA4 R13 2 I5 R50X 13 R115 XF	PRTY REOP $\frac{1}{3}$ $\frac{2}{2}$ XF DXA1 RVAL $\frac{1}{3}$ $\frac{2}{2}$ XF RDXA2 RMOD $\frac{1}{3}$ $\frac{2}{3}$ $\frac{2}{2}$ XF RDXA3 RMOD $\frac{1}{3}$ $\frac{2}{3}$ $\frac{2}{2}$ XF RDXA4 RERR $\frac{1}{3}$ $\frac{3}{3}$ $\frac{2}{3}$ XF RSOX 33	REOP TDXA1 R141 X RVAL TDXA2 332 X RMODØ TDXA3 334 X RMODØ TDXA3 334 X RMODI TDXA4 834 X RERR TSPA 8114 X 33	PLACE AT ENI AT INPUT OF TDXA1 4/3-3 TDXA2 2 2 2 8 8 5 TDXA2 2 2 2 8 8 5 TDXA4 7 8 8 8 8 TDXA4 7 8 8 8 TDXA4 7 8 8 8 TDXA4 7 8 8 8 8 TDXA4 7 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	D OF NET DS3184 4/3-3 2 8 2 8 2 8 2 8 2 8 2 8 2 8 2 8	5Y533V 2	19 U12 1 U12 1005 1 1005 1 14 174244 U12 1974244 U12
с	$\begin{array}{c} \text{RDAT6} \underbrace{133}_{133} & \underbrace{2}_{133} & \text{RDAT}\\ \text{RDAT7} \underbrace{133}_{133} & \underbrace{2}_{133} & \text{RDAT}\\ \text{RDAT8} \underbrace{133}_{133} & \underbrace{2}_{133} & \text{RDAT}\\ \text{RDAT9} \underbrace{233}_{133} & \underbrace{2}_{133} & \text{RDAT}\\ \text{RDAT10} \underbrace{133}_{133} & \underbrace{2}_{133} & \text{RDAT}\\ \text{RDAT11} \underbrace{133}_{133} & \underbrace{2}_{133} & \text{RDAT}\\ \text{RDAT12} \underbrace{133}_{133} & \underbrace{2}_{133} & \text{RDAT}\\ \text{RDAT13} \underbrace{133}_{133} & \underbrace{2}_{133} & \text{RDAT}\\ \text{RDAT13} \underbrace{133}_{133} & \underbrace{2}_{133} & \text{RDAT}\\ \text{RDAT13} \underbrace{133}_{133} & \underbrace{2}_{133} & \text{RDAT}\\ \text{RDAT14} \underbrace{133}_{133} & \underbrace{2}_{133} & \text{RDAT}\\ \end{array}$	15 17 18 19 110 111 112 XRDATØ 1 1 1 1 1 1 1 1 1 1 1 1 1	* ^{R118} 18 _{WW} <u>2TDA</u> TØ XRDAT <u>9</u> 33	19 U4 11 20E* R133 11 20E* R133 2 TDAT9 74244 33 19 20E* R134	XRDAT18	TDAT18 XRDAT27	2 4 4 4 4 4 4 4 4 4 4 4 4 4	C 20E* RL67 20E* RL67 20E* RL67 20E* RL67 20E* RL67 33 74244 U10 19 20E* RL69 20E* RL69 20E* RL69 C
в	$\begin{array}{c} \text{RDAT} 15_{1} \frac{\text{RB}}{3} & 2 \\ \text{RDAT} 15_{2} \frac{\text{RB}}{3} & 1 \\ \text{RDAT} 16_{2} \frac{\text{RB}}{3} & 1 \\ \text{RDAT} 16_{1} \frac{\text{RB}}{3} & 2 \\ \text{RDAT} 10_{1} \frac{\text{RB}}{3} & 2 \\ \text{RDAT} 10_{1} \frac{\text{RB}}{3} & 2 \\ \text{RDAT} 10_{1} \frac{\text{RB}}{3} & 2 \\ \text{RDAT} 20_{1} \frac{\text{RB}}{3} & 2 \\ \text{RDAT} 21_{1} \frac{\text{RB}}{3}$	115 XRDAT1 1000 116 74244 117 XRDAT2 1000 118 74244 119 74244 120 XRDAT3 121 74244 122 XRDAT3 121 74244 122 XRDAT3 122 XRDAT4 123 1000	* R119 33 4 * R120 114 * R120 114 * R120 * R121 33 4 * R121 * R121 * R121 * R122 * R122 * R122 * R120 * R121 * R121 * R121 * R121 * R120 * R121 * R121 * R122 * R120 * R121 * R121 * R121 * R121 * R121 * R121 * R121 * R121 * R122 * R122 * R121 * R121 * R121 * R121 * R121 * R121 * R121 * R122 * R121 * R121 * R121 * R121 * R121 * R121 * R121 * R121 * R122 * R122 * R121 * R121	205* R134 2 TDAT10 74244 33 19 205* R135 13 7 1 2 TDAT11 74244 33 19 205* R135 19 205* R135 19 205* R135 15 5 1 2 TDAT12 74244 33 19 205* R137 17 31 2 TDAT13 19 205* R137 17 33 19 205* R137 17 33 19 205* R137 10 2 TDAT13	XRDAT 19 13 20E* R159 7 1 20E* R151 7 20E* R151 7 20E* R151 20E* R151 7 20E* R152 7 20E* R	TDAT19 XRDAT28 13 7424 7424 7424 7424 7424 7424 7424 7424 7424 7424 7424 7424 7424 7424 15 7424 7424 7424 15 7424 7424 7424 15 7424 744 74	02* R163 2 TDAT28 XRE 33 U11 05* R164 5 12 TDAT29 XRS 101 101 101 101 101 101 101 10	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
A	RDAT24, 33, 2 XRDA RDAT24, 33, 2 XRDA RDAT25, 33, 2 XRDA RDAT25, 33, 2 XRDA RDAT26, 33, 2 XRDA RDAT26, 33, 2 XRDA RDAT27, 33, 2 XRDA RDAT28, 33, 2 XRDA RDAT29, 33, 2 XRDA RDAT29, 33, 2 XRDA RDAT30, 33, 2 XRDA RDAT31, 33, 2 XRDA 33 SYSTEM SIDE CONNE	124 74244 125 74244 125 74244 126 74244 127 780415 128 74244 129 74244 130 74244 131 74244 131 74244 100 74244 101 100 131 74244 100 74244 101 100 102 74244 104 100 105 74244	33 5 5 33 5 7 7 7 7 7 7 7 7 7 7 7 7 7	74244 33 19 20E* R138 2 TDAT14 74244 33 19 20E* R132 2 TDAT15 74244 33 19 20E* R132 2 TDAT15 74244 33 19 20E* R132 2 TDAT15 74244 33 19 20E* R139 15 51 32 2 TDAT16 74244 33 19 20E* R139 15 51 32 2 TDAT16 74244 33 19 20E* R139 10 20E* R139	XRDAT23 XRDAT23 xRDAT23 xRDAT24 xRDAT25 X XRDAT25 X X X X X X X X X X X X X X X X X X X	7424 . TDAT23 . TDAT24 . TDAT25 . TDAT26	XRMO XRMO BRSC BTSC Mon	1 74244 U 10 14 32 74244 U 10 14 33 74244 U 10 1 10 ² × R174 1 10 ² × R174 1 10 ² × R174 1 10 ² × R175 1 10 ² ×
	ALL SERIES TERMINATIC ALL THEVENIN TERMINAT	NS MUST BE PLACED CL Ion Must be place at	LOSE TO DS3184 I END OF NET			TITLE: ENGINEER:	DS3184DKØ1A2	DATE: 022304 PAGE: 5/13
L	8	7	6	5	4	З	2	1

Г	8	7	5	5		з	2	1	
ם		1 '	PL TDATG 2 TDATG 3 GNDA 4 TDATA 5 GNDA 4 TDATA 5 GNDA 4 TDATA 5 GNDA 7 7 TDATA 7 TDATA 7 TDATA 7 7 TDATA 7 7 TDATA 7 7 TDATA 7 7 7 7 7 7 7 7 7 7 7 7 7 7	UG 1 71 72 73 74 74 74 75 76 76 76 77 76 79 78 95 73 74 74 74 74 74 74 74 74 74 74	PLL PLC PLC PLC P2 J2 J2 XRDATØ 1 XRDATØ 1 XRDATØ 5 S KRDATØ S KRDATØ S S KRDATØ S KRDATØ S S KRDATØ S S S S S S S S S S S S S S	JG 71 71 GNDA 72 72 GNDA 73 73 XRDAT1 74 74 XRDAT3 74 74 XRDAT3 75 76 77 XRDAT5 76 77 XRDAT57 77 78 SPDAT57 77 78 SPDAT6	£		D
с			Control 10 10 10 10 10 10 10 10 10 10 10 10 10	79 80 TPATIO 80 81 CNDA 81 82 TPATI2 83 83 85 85 TPATI2 85 85 TPATI5 86 87 TPATI5 86 87 TPATI5 86 87 TPATI5 87 86 TPATI5 87 86 TPATI5 87 86 TPAT21 99 90 SYS33U 91 91 TPAT22 93 92 TPAT24 93 92 TPAT24 93 93 CNDA 94 93 TPAT25 94 93 TPAT31 95 95 GNDA 95 95 GNDA 95 96 GNDA 96 97 TPAT31 99 98 TPAT31 99 99 TPAT31 90 99 70 70 70 70 70 70 70 70 70 70 70 70 70	A GSDA 28 A GSDA 28 A REAT 14 A REAT 14	79 80 XRDAT10 80 81 6XDAT 81 82 XRDAT12 83 83 85 85 XRDAT12 85 85 XRDAT15 86 85 XRDAT15 86 85 XRDAT15 86 85 XRDAT19 87 88 XRDAT19 89 90 XRDAT21 99 91 XRDAT22 91 91 XRDAT22 93 92 XRDAT24 93 93 GNDA 94 93 XRDAT26 94 93 XRDAT26 95 95 GNDA 95 95 GNDA			с
в			TADR3 35 - 32 GNDA 344 34 XTDX41 35 36 XTDX41 35 36 37 37 377 XTDX41 38 38 39 39 39 GNDA 40 40 41 41 41 GNDA 42 42 42 42 42 42 42 42 42 42 42	102 102 <td>345 32 345 34 346 34 334 346 35 347 346 35 347 346 35 349 346 35 349 346 35 349 346 35 349 346 35 340 45 340 45 340 45 340 45 341 41 347 45 443 45 443 45 445 445 45 445 45 445 45 445 45 445 45 45 45 45 45 56 510</td> <td>102 102 XRFDR 103 102 XRFDR 104 102 XRFDR 105 105 RADR 105 105 RADR 106 107 107 108 108 RADR 109 102 RADR 109 102 RADR 109 102 RADR 100 110 XRDXA2 110 111 XRDXA2 111 111 GNDA 112 112 XRDXA4 113 114 SYS33U 114 115 115 115 115 115 116 117 GNDA 119 119 GNDA 120 122 GNDA 121 121 RSCLK 122 122 GNDA 123 124 GNDA</td> <td></td> <td></td> <td>В</td>	345 32 345 34 346 34 334 346 35 347 346 35 347 346 35 349 346 35 349 346 35 349 346 35 349 346 35 340 45 340 45 340 45 340 45 341 41 347 45 443 45 443 45 445 445 45 445 45 445 45 445 45 445 45 45 45 45 45 56 510	102 102 XRFDR 103 102 XRFDR 104 102 XRFDR 105 105 RADR 105 105 RADR 106 107 107 108 108 RADR 109 102 RADR 109 102 RADR 109 102 RADR 100 110 XRDXA2 110 111 XRDXA2 111 111 GNDA 112 112 XRDXA4 113 114 SYS33U 114 115 115 115 115 115 116 117 GNDA 119 119 GNDA 120 122 GNDA 121 121 RSCLK 122 122 GNDA 123 124 GNDA			В
A			GN DA 555 -	124 - 125 125 - 126 127 - 126 128 - 128 128 - 128 128 - 128 129 - 130 131 - 131 132 - 132 133 - 133 134 - 135 135 - 135 135 - 135 136 - 137 136 - 137 136 - 137 137 - 58 138 - 138 138 - 138 1	G N <u>DA</u> 555 - 5567 A 1 <u>0</u> 5567 G N <u>DA</u> 5567 G N <u>DA</u> 558 A 5567 G N <u>DA</u> 559 A 550 A 550 A 550 A 550 A 550 A 550 A 550 A 550 A 550 B A	124 - 125 125 - 126 SYS33U 126 - 127 AQ 128 128 A2 128 128 A2 129 128 A2 129 128 A2 130 130 A4 131 - 131 A7 132 - 132 GNDA 135 - 135 GNDA 135 - 135 GNDA 135 - 135 GNDA 135 - 136 DCPUR 139 - 139 139 - 140 140 - 140			A
						TITLE: D ENGINEER: _	Mon S3184DKØ1A2	Jui 11 11:28:55 20 DATE: 022304 PAGE:	25
	8	7	6	5	4	З Ј	M∟ 2	- 5 OF	13
L			1					1	

	8	7	6	5	4	З	2	1
ם	8 RCLK154 2	7 <u>RL</u> CLK1 <u>2</u> TLCLK1 <u>RL</u> CLK2 <u>RL</u> CLK2 <u>RL</u> CLK3 _1 TLCLK3	а 1.2.7RDV <u>92 А</u> LE 102.2 <u>67 АВ</u> 2103.18р <u>94 RD</u> Эжжидер <u>95</u>	IOS_2 _ 141 2/LBLYY <u>97 A7</u> 2/LBLYY <u>98 A6</u> 2/D1/LTN <u>120 MR</u> 9_2/LTP _ 101 IOL2_2 _ 123 DONE F BANK2 _ 123 DONE 1OL2_2 _ 123 DONE F DANK2 _ 125 DI NF PGA1 VLG5_YY _ 126 DI NF PGA2	1.13N_YY 74 A5 1.13N_YY 142 A4 1.13N_Y 142 A4 5.301.3 75 A3 103.3 76 A3 103.4 76 A3 100.4 76 A3 100.4 76 A3 100.4 76 A3 100.4 76 A3 100.4 76 A3 100.4	1016.3 10 1016.3 10 1016.3 10 1016.3 10 1016.3 10 1017.3 10 1013.3 10 1013.3 10 1013.3 10 1014.4 10014.4 10014.4 10014.4 10014.4 10014.4 10014.4 10014.4 10014.4 10	2 RSOF01 RSOF02 RSOF03 RSOF04 TSOF01 TSOF02	1 R259 33 <u>84 1</u>
с	RCLK454 1 2 RCLK454 1 2 RCLK454 33 R28 TCLK454 1 33 R285 33 TCLK0184 1 2 R182 33 TCLK0284 1 2 R183 33 TCLK0384 1 2 R184 33 TCLK0484 1 2 TCLK0484 1 2	RLCLK4 TCLK03 2 TLCLK4 TOHCLK3 TSOF03 TSER3 TCLK01 TPDAT3 TCLK02 TPDEN03 TCLK03 TOH3 TCLK04 TOH505	P P P P 126 GCK2 I <th>Definition (101-2/10) DEFINITION DEFINIT</th> <th>00 1 50.2.201 50.2.201 50.2.201 51 50 51 51 50 51 52 52 52 52 52 52 52 52 52 52</th> <th>G N O H O H O H O H O H O H O H O H</th> <th>TSOF03 55 TCL-K01 56 TSER1 TSOF04 57TPDENI1 TOHCLK 58 TOHEN1 TOHCLK 59 TPDAT1 TOHCLK 68TPDEN01 TOHCLK 63 TOHMI1 TOHCLK 64TOHCLK1 TOHCLK 87TOHSOF1 ROHCLK</th> <th>84 1 1 TSOF03 R196 33 R309 33 1 84 2 1 TSOF04 R309 33 1 1 818 4 2 TOHCLK1 R310 33 3 1 284 4 2 TOHCLK3 R312 33 484 1 484 2 TOHCLK4 R189 33 184 2 184 2 TOHCLK1 R214 33 184 189</th>	Definition (101-2/10) DEFINITION DEFINIT	00 1 50.2.201 50.2.201 50.2.201 51 50 51 51 50 51 52 52 52 52 52 52 52 52 52 52	G N O H O H O H O H O H O H O H O H	TSOF03 55 TCL-K01 56 TSER1 TSOF04 57TPDENI1 TOHCLK 58 TOHEN1 TOHCLK 59 TPDAT1 TOHCLK 68TPDEN01 TOHCLK 63 TOHMI1 TOHCLK 64TOHCLK1 TOHCLK 87TOHSOF1 ROHCLK	84 1 1 TSOF03 R196 33 R309 33 1 84 2 1 TSOF04 R309 33 1 1 818 4 2 TOHCLK1 R310 33 3 1 284 4 2 TOHCLK3 R312 33 484 1 484 2 TOHCLK4 R189 33 184 2 184 2 TOHCLK1 R214 33 184 189
в	RLK04 <u>B41 , , , 2</u> R185 33 RCLK0 <u>1841 , , , 2</u> R228 33 RCLK0 <u>3841 , , , 2</u> R187 33 RCLK0 <u>3841 , , , 2</u> R186 33 RCLK0 <u>4B4 1 , , , 2</u> R208 33 RSER18 <u>41 , , , 2</u> R208 33 RSER28 <u>41 , , , 2</u> R311 33 RSER38 <u>41 , , , 2</u> R312 33 RSER38 <u>41 , , , 2</u> R312 33 RSER38 <u>41 , , , 2</u>	ICLR04 IOHS0-3 RCLK01 TOHMI3 RCLK02 RDY RCLK03 RDY RSER1 ROHS0F3 RSER2 ROH3 RSER3 RPDA13 RSER4 RSOF03	115 IO4_1/VREF BANK1 93 IO3_1 113 IO2_1/WRITE*/LSN_YY 112 IO1_1/CS*/LSP_YY 40 IO1_0	L XC2SE_	J50 .TQ144_U	I010_4 I011_4/L14N_YY I012_4/L14P_YY I01_5/L20N_YY I02_5/L20P_YY I03_5 I04_5/VREF BANK5 I05_5 I05_5/L19N_YY Z I07_5/L19P_YY I08_5/L18N_YY I08_5/L18P_YY	_116 ROHCLK _58 ROHCLK _59 ROHCLK _38	284 2 ROHCLK2 Ri9133 ROHCLK3 R21233 ROHCLK4 R19733 ROHCLK4 R19833 ROHCLK4 R19833 RDAT184 R19833 ROHCL84 R19933 ROHCL84 R19933 ROHCL84 R19933 ROHCL84 R19933 ROHCL84 R22033 ROHCL84 R22133 ROHCL84 R22233 ROHCL84 R2223 ROHCL84 R22133 RAM2 841 M2 TODAT1 R2223 R22153 841 M2 TODAT2
A	R193 33 TSER1 2 1 1 R194 33 TSER2 1 2 R194 33 TSER3 1 2 R256 33 TSER4 1 2 COVERHEAD CONNE	TSER184 RSER3 TSER284 RCLK03 TSER384 TSER384 TSER484	122 123 123 129 129 129 129 129 129 129 129	13 — 1010.7.7.28N 12 — 109.7.7.4.6N_TY ВАНК7/L2 11 — 108.7.7.26N_TY В 10 — 107.7.7.26F_TY В 7 — 105.7.7.27P J 6 — 104.7 5 — 105.7.7.27P J 139 — 101.7 139 — 101.7	32 1013-6/L21N_YY 31 1012-6/L21N_YY 320 1011_6 29 1011_6 29 1016_6.04EF BANKG 28 103_6 21 06_6.122N W 21 106_6.6/L22N W 23 105_6.6/L23N_YY 0 23 105_6.6/L23P_YY 0 23 105_6.6/L23P_YY 0	ТІТLE:	49RPDENI1 50 TSOFO1 TPDAT3 52 RCL-KO1 TPDAT4 TPDENQ TPDENQ TPDENQ TPDENQ TPDENQ Mon 3 DS3184DK01A2	R34 33 B4 12 TPDAT3 R224 33 B4 12 TPDAT4 R181 33 B4 12 TPDEN01 R226 33 2B412 TPDEN02 R223 33 3B412 TPDEN03 R185 33 4B412 TPDEN04 JUL 11 11: 28: 58 2005 DATE:
	8	7	6	5	4	ENGINEER:	JML 2	PAGE: 7/13

	8	7	5	5		з	2	1
Г	0	1	5		-	5	2	<u> </u>
с	R255 33 TPDENI2 1 R256 33 TPDENI2 1 R268 33 TPDENI3 1 R258 33 TPDENI4 1 R258 33 TPDENI4 1 R258 33 RPDENI1 2 R260 33 RPDENI2 1 R256 33 RPDENI3 2 R35 33 TOHMI 2 R264 33 TOHMI2 1 R264 33 TOHMI3 2 R111 33 TOHMI4 1 R265 33 TOHMI4 1 R265 33 TOHMI4 2 R213 33 TOHMI4 1 R265 33 RPOS154 2 R213 33	TPDENI 184 TPDENI 284 TPDENI 284 TPDENI 384 RPDENI 484 RPDENI 284 RPDENI 284 RPDENI 284 RPDENI 284 TOHCLK TSOF 0 TSOF 11 TSER TSOF 12 TPDENI TSOF 13 TPDENI TSOF 13 TPDENI TSOF 14 TOHEN RPDS 184 TOHSOF	2126 GCK2 2125 IOI2.1/DLL/L2P 2123 IOI2.1/DLL/L2P 2123 IOI2.1/DLL/L2P 2124 IOI2.1/DLL/L2P 2125 IOI2.1/DLL/L2P 2121 IOI2.1/UREF 2121 IOI2.1/UREF 2121 IOI2.1/LAN_YY 2121 IOI5.1/L4N_YY 2117 IO5.1 2117 IO5.1	IOS_2 _ 141 DE IOS_2/LAN_YY _ 97 X ION_2/LBN_YY _ 98 N IOS_2/LIN_H _ 100 _ HR N IOS_2/LIN_H _ 100 _ HR IOIL_2/HF BANK2 _ 103 IOIL_2 _ 103 IOIL_2/HF BANK2 _ 103 IOIL_2 _ 55 IOIL_2/HF BANK3 _ 105 IOIL_2/HF BANK3 _ 105 IO	I 0 IOL_3/INIT*/LI3M_IY IOL_3/D7/LI3M_IY IOL_3/D2_3 IOL_3/D3_3 T IOL_3/LI2M T IOL_3/LI2M R M IOL_3/LI2M R M IOL_3/LI2M R M R R M R R M R R R R R R R R R R R R R	0 0	RL RF RN RL RF S5 TCL-K04 RL S5 TSER4 RL S5 TSER4 RL S5 TSER4 RL S5 TOHEN4 RN S9 TOHEN4 RN S9 TOHEN4 RN S9 TOHEN4 RN S9 TOHEN4 RN S9 TOHEN4 CG S9 TOHMI4 CG S9 TOHMI4 CG S9 TOHCLK4 RN CG S9 TOHCN4 RN CG S9 TOHCN4 S0 TOHCN4 RN CG S9 TOHCN4 S0 TOHCN4 RN CG S0 TOHCN4 S0 TOHCN4	CLK1 2 18K R278 POS1842 1 18K R278 R271 REG1842 1 18K R272 CLK2 2 1 18K R273 POS1842 1 18K R275 CCLK3 2 1 18K R275 CCLK3 2 1 18K R275 CCLK3 2 1 18K R275 POS3842 1 18K R278 CCLK4 2 1 18K R278 CCLK4 2 1 18K R278 CCLK4 2 1 18K R278 CLK1 2 1 18K R281 CLK1 2 1 18K R281 CLK1 2 1 18K R281 CLK1 2 1 18K R283 CLK1 2 1 18K R283 CLK1 2 1 18K R284 CLK1 2 1 18K R284
в	R29 33 RPOS254 1 _ 2 R179 33 RPOS354 1 _ 2 R209 33 RPOS454 1 _ 2 R209 33 TPOS184 1 _ 2 R39 33 TPOS284 1 _ 2 R39 33 TPOS384 1 _ 2 R39 33 TPOS484 1 _ 2 R39 33 TPOS484 1 _ 2 R39 33 RDOS484 1 _ 2 R39 33 R0545 3 R0545 2 _ 2 R39 53 R054 53 R0545 2 _ 2 R39 53	RPOS284 TOHMI RPOS384	2124 IO3.1 113 IO2.1/WRITE*/LSN_YY 112 IO1.1/CS*/LSP_YY 142 IO10.0 95 IO9.0 140 IO8.0/UREF BANK0 2114 IO7.0 2138 IO5.0/L0P_YY 2137 IO5.0/L0P_YY 2133 IO3.0/LIP_YY 2132 IO3.0/LIP_YY 2132 IO3.0/UREF BANK0	د xc2se_	JJ TQ144_U	IO10_4 IO11_4/_14N_YY IO12_4/_14P_YY IO1_5/L20N_YY IO2_5/L20P_YY IO3_5 IO4_5/UREF BANKS IO5_5 IO5_5/_19P_YY Z IO7_5/L19P_YY U09_5/_18P_YY IO9_5/_18P_YY	67 68 59 38 39 <u>84ROH</u> SOF4 <u>41</u> <u>42 RS</u> 0F04 <u>43 ROH</u> CLK4 <u>44 ROH4</u> <u>47 RSER4</u> <u>48 RD</u> PAT4 <u>49 RD</u> ENI 4	в
A	RNEG2 <u>54</u> 1 2 2 R210 33 RNEG3 <u>54</u> 2 2 2 R31 33 RNEG4 <u>54</u> 1 2 R201 33 TNEG1 <u>84</u> 1 2 R202 33 TNEG2 <u>84</u> 1 2 R205 33 TNEG4 <u>84</u> 1 2 R205 33 TNEG4 <u>84</u> 1 2 2	RNEG284 RSER RNEG384 RCLKO	2131 IO1.0/DLL/L2N 2129 GCK3 GCK3 0 1 0 7 1 0 7 1 0 7 1 0 1 1 0 1 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1	13100_777857 BANK771 12100_774857 BANK771 11100_771285477 12100_7712854 12100_7712879 12100_7712879 5100_7712879 5202_7712879 5202_7712879 5202_7712879 5202_7712879 5202_7712879 5202_7712879 5202_7712879 5202_7712879 5202_772879 5	32 1013-6/121N-YY 31 1012-6/121P-YY 30 1011-6 29 1010-6/VREF BANKG 28 100-6/122N W 26 107-6/122N W 27 106-6/122N W 23 105-6/123P-YY M 23 105-6/123P-YY M		<u>ASTELE</u> N14 <u>50 TS</u> 0F04 <u>52 RCL</u> K04 Mon .	A J∪∣ 11 11:29:01 2005
	OVERHEAD CONNE	CTIONS				TITLE:	DS3184DKØ1A2	DATE: 022304
						ENGINEER:	JML	PAGE: 8/13
	8	7	6	5	4	З	2	1









Γ	8	7	6	5	4	З	2	1
ם	REVISION H 052904 - 040805 - 070705 -	HISTORY - AØ - INITIAL A1 - ADDED M A2 - ADDED VI FIXED XI FIXED A	RELEASE ISSING SIGNAL DD CONNECTION RMOD1/RVAL CON	NAMES ON PAGE TO TTS/RTS NET NECTIONS	12 & CLEANED- T	UP TEXT ON VAF	RIOUS PAGES.	Ľ
с		CHANGED CHANGED CHANGED CHANGED CHANGED ALL A2	R92 VALUE TO R175 AND R176 R148 AND R166 R146,R147,R15 JMP19 TO JMP2 CHANGES ARE DO	330 OHMS 5 TO 33 OHMS FI 5 FROM DNP TO 1 58,R159 FROM DI 22 FROM DNP TO CUMENT CHANGE	ROM Ø Ø NP TO 1ØØ OHMS PLACE 5 TO MATCH MOD) IFIED BOARDS (WITH SCHEMATIC	; ;
в								E
A						TITLE:		PATE:
						ENGINEER:	53184DKØ1A2 JML	PAGE: 13 OF 13
	8	7	6	5	4	З	2	1