


# MAXREFDES44# MicroZed Quick Start Guide

Rev 0; 5/15



Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time.

Maxim Integrated 160 Rio Robles, San Jose, CA 95134 USA 1-408-601-1000

## Table of Contents

1. Required Equipment.....	3
2. Overview.....	3
3. Installing MicroZed Development Board's UART Driver and Virtual COM Port .....	4
4. Setting Up the MicroZed Development Board .....	4
5. Running the MAXREFDES44# (Cheyenne) Application .....	6
6. Summary .....	13
7. Appendix A: Set Up and Program the MAXREFDES44#.....	14
8. Trademarks.....	24
9. Revision History.....	25

## 1. Required Equipment

- PC with 1GB RAM and Windows® 7, Windows 7 Service Pack 1 (SP1), and Windows 8.1 Professional OS
  - [www.xilinx.com/design-tools/vivado/memory.htm](http://www.xilinx.com/design-tools/vivado/memory.htm)
- MicroZed™ Development Board (available for purchase separately)
  - <http://microzed.org/>
- MAXREFDES44# Reference Design
- A-to-B Micro-USB Cable
- Maxim DS28E35 Evaluation System (DS28E35EVKIT#) (2nd generation with DS2475 available for purchase separately), **used for programming only**
- Xilinx Platform Cable USB or equivalent
- A terminal program such as Tera Term or HyperTerminal
- Embedded Design Tools (Xilinx SDK 2014.2)
  - [www.xilinx.com/support/download/index.htm](http://www.xilinx.com/support/download/index.htm)
- Firmware Files (**MAXREFDES44\_NDA\_FW.zip**)
  - Available by request with a nondisclosure agreement (NDA) on the Maxim MAXREFDES44# webpage. Refer to the “Design Resources” tab at [www.maximintegrated.com/MAXREFDES44](http://www.maximintegrated.com/MAXREFDES44).


## 2. Overview

The MAXREFDES44# (also referred to as “Cheyenne”) software can be downloaded to the MicroZed development board. Use the Xilinx SDK to download the board bitstream and executable files. This approach allows the source code to be modified and is explained in detail in [Section 5: Running the MAXREFDES44# \(Cheyenne\) Application](#).

### 3. Installing MicroZed Development Board's UART Driver and Virtual COM Port

If the MicroZed development board has not been connected to the PC before, it is necessary to install the software driver for the virtual COM port per the following procedure:

1. Follow the instructions in the *Silicon Labs CP210x USB-to-UART Setup Guide* to complete the installation of the USB driver for the MicroZed, located here:
  - o [www.silabs.com/products/mcu/Pages/USBtoUARTBridgeVCPDrivers.aspx](http://www.silabs.com/products/mcu/Pages/USBtoUARTBridgeVCPDrivers.aspx)
2. Connect an A-to-B Micro-USB cable to the host PC and connector J2 on the MicroZed development board.
3. Windows 7 will automatically assign a virtual COM port to the board. The **Device Manager** shows which COM port is assigned and also allows the user to select a COM port. For example, in this system, the default virtual COM port is COM17. Look in the **Ports (COM & LPT)** listing and look for the **Silicon Labs CP210x USB to UART Bridge** item. Take note of the COM port assigned by the system.



### 4. Setting Up the MicroZed Development Board

Use the following procedure to set up the MicroZed development board application:

1. Plug the MAXREFDES44#, component side facing the MicroZed board ([Figure 1](#)), into J5 that is the row with pin 7 marked. **Note: The MAXREFDES44# should be preprogrammed per [Appendix A: Setup and Program the MAXREFDES44#](#) before plugging into the system.**
2. Connect the USB-JTAG cable with pod and ribbon connector between the JTAG connector on the board and a USB port on the PC.
3. Plug the USB cable into the PC and port J2 on the MicroZed board. LED D5 will illuminate indicating power good (see [Figure 2](#)).




Figure 1. MicroZed Development Board





Figure 2. MAXREFDES44# Board Connected to MicroZed Development Board

## 5. Running the MAXREFDES44# (Cheyenne) Application

The MAXREFDES44# (Cheyenne) application can be loaded into the MicroZed board and then run without rebuilding the Xilinx Vivado® design by using prebuilt exported files for the SDK. The system hardware should be set up per the [Installing MicroZed Development Board's UART Driver and Virtual COM Port](#) and [Setting Up the MicroZed Development Board](#) sections. Below is the quick procedure to run the application:


1. If not already done, follow the install directions of the [Installing MicroZed Development Board's UART Driver and Virtual COM Port](#) section.
2. Set up the MicroZed board as described in [Setting Up the MicroZed Development Board](#) section.
3. Start a Tera Term or HyperTerminal session and set the serial port parameters to your virtual **COM** port, **115200** baud rate, **no** parity, **8** bits, **1** stop bit, and no flow control.
4. Create a working directory path (e.g., **C:\designs\maxim\MAXREFDES44**) and open the **Xilinx SDK 2014.2**.
5. Select the working directory path and click **OK**.




- Click on **Import Project** when the Xilinx SDK GUI opens.



- Choose **Select archive file:**, then click **Browse** to choose the location of the **MAXREFDES44\_SDK\_v0p0.zip**, and finally click **Finish**.




8. The project should now display in the Xilinx SDK GUI as shown below.







9. Expand the **Project Explorer** to view all the source files and double-click on **main.c** to open the file. When the **main.c** is open, scroll down to line **189**. The system public x/y keys in **main.c** need to be the same as what was programmed in DS28E35 using [Appendix A: Set Up and Program the MAXREFDES44#](#). In your final design, it is important to make sure the system public x/y keys are from your unique system key pair.




10. Go to the file menu and select **Xilinx Tools | Program FPGA**.




11. Click on **Program** from the **Program FPGA** window that opens.



12. A status window should now appear showing the FPGA programming.




13. After the FPGA programming completes, go to the file menu and select **Run | Run**.



14. Select **Launch on Hardware (GDB)** and click **OK**.

The tools will now initialize the processor, download the '**Cheyenne.elf**' to DDR, and then the Cheyenne application will run. This takes approximately 5 seconds to complete, depending on the USB traffic. The progress is shown in the lower right corner of the Xilinx SDK GUI.



## 15. Observe the output in the Tera Term or HyperTerminal session.

Take note that if everything is correct at the end of the print output, **SUCCESS** will be shown indicating the DS28E35 is authentic.

```

COM7:115200baud - Tera Term VT
File Edit Setup Control Window Help
-----
Welcome to Cheyenne Usecase with DS28E35 1-Wire ECDSA Authenticator
Project version: v0p0
ucl_init ok with 16384 words

Speed set to Overdrive
Overdrive only 1-Wire slaves are supported
Detect the connected DS28E35
DS28E35 Found: 40 6b 13 01 00 00 00 41 - SUCCESS

****Begin procedure to get public keys, certificate and verify****
System Public Key x: AFF715516179F2D0B247EBEC6928C0D5245E92C43A27A973
                    y: 7373B442FDF7C6354B5D90BCB63B7DD68A7ACCFEB7EFB8DD

Reading device Pubkey x
Reading Page 3 to get device Pubkey y
SUCCESS

Current Device Public Key and ManID are set to:
Device Public Key x: 9AE52AE481D74D729F3334F80EC03DD8DC97C21821F70AC5
                    y: 4B77CFEED1B3AFC2954D56D40EBE49B75104EDB3767B1750
MANID: LSB 00 MSB 00
SUCCESS

Begin reading of the Certificate
Device Certificate r: CBF132AC60D83EA5E3E6D9F70AC24CAC1ED504BCB659F7F3
Device Certificate s: 5390B007E0A240A9956A63606105FF7E570029F39B21428C

Certificate Verify Computation in Progress...
ECDSA-SHA256 CERTIFICATE VERIFICATION OK
SUCCESS

****Begin procedure to Read page 0, generate signature and verify****
Reading Page 0
00000000000000000000000000000000000000000000000000000000000000000000
SUCCESS

Writing challenge to memory buffer
Challenge: ba4564d03bc83fe2ee63d137adb7f9efcdcf433f2292bf97b8c8f128bd1
SUCCESS

Compute and Read Page Signature
SUCCESS

Signature r: A9C4E371F3E80C8AA11A8C05AFE2658D667B2FF479A8FF2E
            s: 07E96D32CFE0139092C9850FAC9BD9F62317A29B31B76AD0

Device Public Key x: 9AE52AE481D74D729F3334F80EC03DD8DC97C21821F70AC5
                    y: 4B77CFEED1B3AFC2954D56D40EBE49B75104EDB3767B1750

Signature Verify Computation in Progress...
ECDSA-SHA256 SIGNATURE VERIFICATION OK
SUCCESS

DS28E35 Application Example: SUCCESS
-----

```

## 6. Summary

This reference design provides designers an example of using the MicroZed development board to interface with a DS28E35 Peripheral Module and verify whether or not it is authentic without the need to hide a system private key in the SoC's memory. The final design should only need to write-protect the MAXREFDES44# Cheyenne code residing in SoC flash memory. Additionally, this reference design can be used as a starting point to protect IP or prevent counterfeiting of a peripheral using the Xilinx Zynq® SoC with the DS28E35.


## 7. Appendix A: Set Up and Program the MAXREFDES44#

The MAXREFDES44# ships with a blank DS28E35 device (i.e., device public keys and private key are not loaded). To ensure it is ready to be used in the Cheyenne application it must be programmed.


### Setup Procedure

The following steps were performed on a PC with Windows 7 OS to set up the DS28E35EVKIT GUI:


1. Obtain and unpack the **DS28E35 Evaluation Kit\_v0p4\_preliminary\_030715.msi** contained within the **MAXREFDES44\_NDA\_FW.zip** or request the latest from the DS28E35EVKIT webpage at [www.maximintegrated.com/DS28E35EVKIT](http://www.maximintegrated.com/DS28E35EVKIT).
2. In a file viewer double-click the **DS28E35 Evaluation Kit\_v0p4\_preliminary\_030715.msi** to begin the installation.




3. The setup wizard will open. Click **Next** as shown below:




- Click **Next** again to install to the selected folder.




- Click **Next** again to confirm installation.



6. When the **Installation Complete** window opens, click **Close**.




7. Next, from the Windows **Start** button, under **All Programs** navigate to the **Device Driver**.







8. Right-click on the **install** file and then choose **Run as administrator**.




9. A command window will open with a prompt asking to install the device driver. Click **Install**.



10. Plug in the DS28E35EVKIT board to the PC with the MAXREFDES44# connected as shown below. Make sure the switch is set to the left of VCC3 ON.




11. The device driver will now be automatically installed.




## Programming Procedure

The following steps were performed on a PC with Windows 7 OS to program the MAXREFDES44#:


1. Click and open the **DS28E35 EVKIT Program**.




- The DS28E35 EVKIT Program GUI will open as below. If everything is connected correctly, the DS28E35 ROM ID will be found.




- Click on the **DS28E35 Program** tab.




4. First click on **Load Setup**, then select the **DS28E35EVKIT\_setup.txt** file that contains the saved system key pair (located in **MAXREFDES\_NDA\_FW.zip**), and finally click **Open** as shown below. Notice the subtab **Memory Contents** pages are all zeros. This could have been programmed with other values for configuration data, but is not essential to have filled in for authentication.




- Click on the subtab **Device Key Pair**. Confirm the settings are shown as below for the device key pair. For setup the **Write Protect Device Key Pair** is not protected. If this is the final design, it is recommended to always have this set. Also, note that each DS28E35 will have a device key pair with the private key hidden using DeepCover® technology and the device public key x/y stored as visible to the public.



- Click on the subtab **Certificate**. Confirm the settings shown below for the system key pair (**Certificate Key Pair**). Observe the system key pair values are the same below. The Cheyenne application in its 'C' code uses only the system public x/y keys for authentication. The system private key is to never be made public and is only needed during programming of DS28E35 at the factory. Each DS28E35 programmed will use this same system key pair to generate its unique certificate. If this is the final design, a *new generated key pair* should be used and saved off since this system key pair is only for demo purposes.



- Click on **Make Sample**.




8. Confirm **SUCCESS** from the output **1-Wire Logging** text box of the certificate created, completing the programming of DS28E35.

1-Wire Log

1-Wire Logging

```
2443: // Delay 60ms
2444:
2445:
2446:
2447:
2448: <SP_OFF>
2449:
2450:
2451: [AA]
2452: // Certificate r: F3 F7 59 B6 BC 04 D5 1E AC 4C C2 0A F7 D9 E6 E3 A5 3E D8 60 AC 32 F1 CB
2453: // Certificate s: 8C 42 21 9B F3 29 00 57 7E FF 05 61 60 63 6A 95 A9 40 A2 E0 07 B0 90 53
2454: // Certificate generated and written, SUCCESS
2455: // SUCCESS, sample created
2456:
```



## **8. Trademarks**

1-Wire is a registered trademark of Maxim Integrated Products, Inc.

DeepCover is a registered trademark of Maxim Integrated Products, Inc.

MicroZed is a trademark of Avnet, Inc.

Vivado is a registered trademark of Xilinx, Inc.

Windows is a registered trademark and registered service mark of Microsoft Corporation.

Xilinx is a registered trademark and registered service mark of Xilinx, Inc.

Zynq is a registered trademark of Xilinx, Inc.



## 9. Revision History

<b>REVISION NUMBER</b>	<b>REVISION DATE</b>	<b>DESCRIPTION</b>	<b>PAGES CHANGED</b>
0	5/15	Initial release	—