

# ISL28233SOICEVAL1Z Evaluation Board User's Guide

## Introduction

The ISL28233SOICEVAL1Z Evaluation Board is designed to evaluate the performance of the ISL28233 Chopper Stabilized op amp. The evaluation board contains the circuitry needed to evaluate the high performance of the ISL28233 amplifier. The ISL28233 chopper stabilized rail-to-rail dual op amp features a low 8 $\mu$ V maximum  $V_{OS}$  over-temperature and a 0.1Hz 1/f noise corner frequency enabling very high gain single-stage DC amplifiers that can operate from single cell batteries while consuming only 20 $\mu$ A of current. The ISL28233SOICEVAL1Z evaluation board can be configured as a precision high-gain ( $G = 10,000V/V$ ) differential amplifier and demonstrates the level of performance possible with this type of amplifier while operating from battery voltages as low as 1.65V.

## Reference Documents

- [ISL28233](#) Data Sheet

## Evaluation Board Key Features

- Single Supply Operation: +1.65V to +5.5V
- Dual Supply Operation:  $\pm 0.825V$  to  $\pm 2.75V$
- Singled-Ended or Differential Input Operation with High Gain ( $G = 10,000V/V$ )
- External VREF input

- Banana Jack Connectors for Power Supply and VREF Inputs
- BNC Connectors for Op Amp Input and Output Terminals
- Convenient PCB pads for Op Amp Input/Output impedance loading.

## Power Supplies (Figure 2)

External power connections are made through the V+, V-, VREF, and GND connections on the evaluation board. The circuit can operate from a single supply or from dual supplies. For single supply operation, the V- and GND pins are tied together to the negative or ground reference of the power supply. For split supplies, V+ and V- terminals connect to their respective supply terminals. De-coupling capacitors C2 and C4 provide low-frequency power-supply filtering, while additional capacitors, C3 and C5, which are connected close to the part, filter out high frequency noise. Anti-reverse diode D1 (optional) protects the circuit in the momentary case of accidentally reversing the power supplies to the evaluation board. The VREF pin can be connected to ground to establish a ground referenced input for split supply operation, or can be externally set to any reference level for single supply operation.




FIGURE 1. BASIC DIFFERENTIAL AMPLIFIER CONFIGURATION




FIGURE 2. POWER SUPPLY CIRCUIT

### Amplifier Configuration (Figure 3)

The schematic of the op amp input stage with the components supplied is shown in Figure 3, with a closed loop gain of 10,000. The circuit implements a Hi-Z differential input with unbalanced common mode impedance. The differential amplifier gain is expressed in Equation 1:

$$V_{OUT} = (V_{IN+} - V_{IN-}) \cdot (R_F/R_{IN}) + V_{REF} \quad (EQ. 1)$$

For single-ended input with an inverting gain  $G = -10,000V/V$ , the IN+ input is grounded and the signal is supplied to the IN- input. VREF must be connected to a reference voltage between the V+ and V- supply rails. For non-inverting operation with  $G = 10,001V/V$ , the IN- input is grounded and the signal is supplied to the IN+ input. The non-inverting gain is strongly dependent on any resistance from IN- to GND. For good gain accuracy, a 0Ω resistor should be installed on the empty R5 pad.

### User-Selectable Options (Figures 3 and 4)

Component pads are included to enable a variety of user-selectable circuits to be added to the amplifier inputs, the VREF input, outputs and the amplifier feedback loops.

A voltage divider (Figure 3, R18 and R15) can be added to establish a power supply-tracking common mode reference using the VREF input. The inverting and non-inverting inputs have additional resistor placements for adding input attenuation, or to establish input DC offsets through the VREF pin.

The output (Figure 4) also has additional resistor and capacitor placements for filtering and loading.

NOTE: Operational amplifiers are sensitive to output capacitance and may oscillate. In the event of oscillation, reduce output capacitance by using shorter cables, or add a resistor in series with the output.




FIGURE 3. INPUT STAGE





FIGURE 4. OUTPUT STAGE

TABLE 1. ISL28233SOICEVAL1Z COMPONENTS PARTS LIST

DEVICE #	DESCRIPTION	COMMENTS
C2, C4	CAP, SMD, 1206, 1μF, 50V, 10%, X7R, ROHS	Power Supply Decoupling
C3, C5	CAP, SMD, 0603, 0.01μF, 50V, 10%, X7R, ROHS	Power Supply Decoupling
C1, C6, C7, C8, C9, C10	CAP, SMD, 0603, DNP-PLACE HOLDER, ROHS	User selectable capacitors - not populated
R11, R14, R21, R24	RESISTOR, SMD, 0603, 100Ω, 1%, 1/16W, ROHS	Gain Setting Resistor
R13, R23	RESISTOR, SMD, 0603, 10MΩ, 1%, 1/16W, ROHS	Gain Setting Feedback Resistor
R1-R3, R5-R8, R10, R12, R15, R17, R20, R22, R28, R29, R30, R32, R34, R35, R36	RESISTOR, SMD, 0603, DNP-PLACE HOLDER, ROHS	User selectable resistors - not populated
D1	40V SERIES SCHOTTKY BARRIER DIODE	Reverse Power Protection
U1 (ISL28233FBZ)	ISL28233FBZ, IC-RAIL-TO-RAIL OP AMP, SOIC, ROHS	

ISL28233SOICEVAL1Z Top View



Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that the Application Note or Technical Brief is current before proceeding.

For information regarding Intersil Corporation and its products, see [www.intersil.com](http://www.intersil.com)

# ISL28233SOICEVAL1Z Schematic Diagram

