

Features

Inputs/Outputs

- Accepts two differential or single-ended inputs
 - LVPECL, LVDS, CML, HCSL, LVCMOS
- Eight precision LVPECL outputs
- Operating frequency up to 750 MHz

Power

- Options for 2.5 V or 3.3 V power supply
- Core current consumption of 122 mA
- On-chip Low Drop Out (LDO) Regulator for superior power supply rejection

Performance

- Ultra low additive jitter of 34 fs RMS

Ordering Information

ZL40224LDG1	32 Pin QFN	Trays
ZL40224LDF1	32 Pin QFN	Tape and Reel

Matte Tin

Package size: 5 x 5 mm

-40°C to +85°C

Applications

- General purpose clock distribution
- Low jitter clock trees
- Logic translation
- Clock and data signal restoration
- Redundant clock distribution
- Wired communications: OTN, SONET/SDH, GE, 10 GE, FC and 10G FC
- Wireless communications
- High performance microprocessor clock distribution




Figure 1 - Functional Block Diagram

Table of Contents

Features	1
Inputs/Outputs	1
Power	1
Performance	1
Applications	1
1.0 Package Description	4
2.0 Pin Description	5
3.0 Functional Description	6
3.1 Clock Input	6
3.1.1 Clock Input Selection	6
3.1.2 Clock Input Termination	6
3.2 Clock Outputs	12
3.3 Device Additive Jitter	16
3.4 Power Supply	17
3.4.1 Sensitivity to power supply noise	17
3.4.2 Power supply filtering	17
3.4.3 PCB layout considerations	17
4.0 AC and DC Electrical Characteristics	18
5.0 Performance Characterization	21
6.0 Typical Behavior	22
7.0 Package Characteristics	24
8.0 Mechanical Drawing	25

List of Figures

Figure 1 - Functional Block Diagram	1
Figure 2 - Pin Connections	4
Figure 3 - LVPECL Input DC Coupled Thevenin Equivalent	7
Figure 4 - LVPECL Input DC Coupled Parallel Termination	7
Figure 5 - LVPECL Input AC Coupled Termination	8
Figure 6 - LVDS Input DC Coupled	8
Figure 7 - LVDS Input AC Coupled	9
Figure 8 - CML Input AC Coupled	9
Figure 9 - HCSL Input AC Coupled	10
Figure 10 - CMOS Input DC Coupled Referenced to VDD/2	10
Figure 11 - CMOS Input DC Coupled Referenced to Ground	11
Figure 12 - Simplified Output Driver	12
Figure 13 - LVPECL Basic Output Termination	12
Figure 14 - LVPECL Parallel Output Termination	13
Figure 15 - LVPECL Parallel Thevenin-Equivalent Output Termination	13
Figure 16 - LVPECL AC Output Termination for Externally Terminated LVPECL Inputs	14
Figure 17 - LVPECL AC Output Termination for Internally Terminated LVPECL Inputs	14
Figure 18 - LVPECL AC Output Termination for CML Inputs	15
Figure 19 - Additive Jitter	16
Figure 20 - Decoupling Connections for Power Pins	17
Figure 21 - Differential and Single-Ended Output Voltages Parameter Definitions	19
Figure 22 - Input To Output Timing	20

Change Summary

Below are the changes from the November 2012 issue to the February 2013 issue:

Page	Item	Change
7	Figure 4	Changed text to indicate the circuit is not recommended for VDD_driver=2.5V.
8	Figure 5	Changed pull-up and pull-down resistors from 2kOhm to 100Ohm.

1.0 Package Description

The device is packaged in a 32 pin QFN




Figure 2 - Pin Connections

2.0 Pin Description

Pin #	Name	Description
1,3, 6, 8	clk0_p, clk0_n, clk1_p, clk1_n	Differential Input (Analog Input). Differential (or singled ended) input signals. For all input signal configuration see Section 3.1, "Clock Input".
30, 29, 28, 27, 26, 25, 24, 23, 18, 17, 16, 15, 14, 13, 12, 11	out0_p, out0_n out1_p, out1_n out2_p, out2_n out3_p, out3_n out4_p, out4_n out5_p, out5_n out6_p, out6_n out7_p, out7_n	Differential Output (Analog Output). Differential outputs.
9, 19, 22, 32	vdd	Positive Supply Voltage. 2.5V _{DC} or 3.3 V _{DC} nominal.
20, 21	gnd	Ground. 0 V.
31	sel	Input Select (Input). Selects the reference input that is buffered; 0: clk0 1: clk1 This pin is internally pulled down to GND.
2, 4, 5, 7, 10	NC	No Connection. Leave unconnected.

3.0 Functional Description

The ZL40224 is an LVPECL clock fanout buffer with eight output clock drivers capable of operating at frequencies up to 750MHz.

The ZL40224 is designed to fan out low-jitter reference clocks for wired or optical communications applications while adding minimal jitter to the clock signal. An internal linear power supply regulator and bulk capacitors minimize additive jitter due to power supply noise. The device operates from 2.5V \pm 5% or 3.3V \pm 5% supply. Its operation is guaranteed over the industrial temperature range -40°C to +85°C.

The device block diagram is shown in Figure 1; its operation is described in the following sections.

3.1 Clock Input

Inputs to the ZL40224 are externally terminated to allow use of precision termination components and to allow full flexibility of input termination. The ZL40224 can accept DC coupled LVPECL or LVDS and AC coupled LVPECL, LVDS, CML or HCSL input signals; single ended input signals can also be accepted. A pin compatible device with internal termination is also available.

3.1.1 Clock Input Selection

The select line chooses which input clock is routed to the outputs.

Sel	Active Input
0	clk0
1	clk1

Table 1 - Input Selection

3.1.2 Clock Input Termination

The ZL40224 is adaptable to support different types of differential and singled-ended input signals depending on the passive components used in the input termination. The application diagrams in the following figures allow the ZL40224 to accept LVPECL, LVDS, CML, HCSL and single-ended inputs.




Figure 3 - LVPECL Input DC Coupled Thevenin Equivalent




Figure 4 - LVPECL Input DC Coupled Parallel Termination




Figure 5 - LVPECL Input AC Coupled Termination




Figure 6 - LVDS Input DC Coupled




Figure 7 - LVDS Input AC Coupled




Figure 8 - CML Input AC Coupled




Figure 9 - HCSL Input AC Coupled




Figure 10 - CMOS Input DC Coupled Referenced to VDD/2




Figure 11 - CMOS Input DC Coupled Referenced to Ground

VDD_driver	R1 (k Ω)	R2 (k Ω)	R3 (k Ω)	RA (k Ω)	C (pF)
1.5	1.25	3.075	open	10	10
1.8	1	3.8	open	10	10
2.5	0.33	4.2	open	10	10
3.3	0.75	open	4.2	10	10

Table 2 - Component Values for Single Ended Input Reference to Ground

* For frequencies below 100 MHz, increase C to avoid signal integrity issues.

3.2 Clock Outputs

LVPECL has a very low output impedance and a differential signal swing between 1V and 1.6 V. A simplified diagram for the output stage is shown in Figure 12. The LVPECL to LVDS output termination is not shown since there is a separate device that has the same inputs and LVDS outputs.




Figure 12 - Simplified Output Driver

The methods to terminate the ZL40224 LVPECL drivers are shown in the following figures.




Figure 13 - LVPECL Basic Output Termination




Figure 14 - LVPECL Parallel Output Termination




Figure 15 - LVPECL Parallel Thevenin-Equivalent Output Termination




Figure 16 - LVPECL AC Output Termination for Externally Terminated LVPECL Inputs




Figure 17 - LVPECL AC Output Termination for Internally Terminated LVPECL Inputs




Figure 18 - LVPECL AC Output Termination for CML Inputs

3.3 Device Additive Jitter

The ZL40224 clock fan out buffer is not intended to filter clock jitter. The jitter performance of this type of device is characterized by its additive jitter. Additive jitter is the jitter the device would add to a hypothetical jitter-free clock as it passes through the device. The additive jitter of the ZL40224 is random and as such it is not correlated to the jitter of the input clock signal.

The square of the resultant random RMS jitter at the output of the ZL40224 is equal to the sum of the squares of the various random RMS jitter sources including: input clock jitter; additive jitter of the buffer; and additive jitter due to power supply noise. There may be additional deterministic jitter sources that are not shown in Figure 19.




Figure 19 - Additive Jitter

3.4 Power Supply

This device operates with either a 2.5V supply or 3.3V supply.

3.4.1 Sensitivity to power supply noise

Power supply noise from sources such as switching power supplies and high-power digital components such as FPGAs can induce additive jitter on clock buffer outputs. The ZL40224 is equipped with a low drop out (LDO) linear power regulator and on-chip bulk capacitors to minimize additive jitter due to power supply noise. The on-chip regulation, recommended power supply filtering, and good PCB layout all work together to minimize the additive jitter from power supply noise.

3.4.2 Power supply filtering

For optimal jitter performance, the ZL40224 should be isolated from the power planes connected to its power supply pins as shown in Figure 20.

- 10 μF capacitors should be size 0603 or size 0805 X5R or X7R ceramic, 6.3 V minimum rating
- 0.1 μF capacitors should be size 0402 X5R ceramic, 6.3 V minimum rating
- Capacitors should be placed next to the connected device power pins




Figure 20 - Decoupling Connections for Power Pins

3.4.3 PCB layout considerations

The power supply filtering shown in Figure 20 can be implemented either as a plane island, or as a routed power topology with equal results.

4.0 AC and DC Electrical Characteristics

Absolute Maximum Ratings*

	Parameter	Sym.	Min.	Max.	Units
1	Supply voltage	V_{DD_R}	-0.5	4.6	V
2	Voltage on any digital pin	V_{PIN}	-0.5	V_{DD}	V
3	LVPECL output current	I_{out}		30	mA
4	Soldering temperature	T		260	°C
5	Storage temperature	T_{ST}	-55	125	°C
6	Junction temperature	T_j		125	°C
7	Voltage on input pin	V_{input}		V_{DD}	V
8	Input capacitance each pin	C_p		500	fF

* Exceeding these values may cause permanent damage. Functional operation under these conditions is not implied.

* Voltages are with respect to ground (GND) unless otherwise stated

Recommended Operating Conditions*

	Characteristics	Sym.	Min.	Typ.	Max.	Units
1	Supply voltage 2.5 V mode	V_{DD25}	2.375	2.5	2.625	V
2	Supply voltage 3.3 V mode	V_{DD33}	3.135	3.3	3.465	V
3	Operating temperature	T_A	-40	25	85	°C

* Voltages are with respect to ground (GND) unless otherwise stated

DC Electrical Characteristics - Current Consumption

	Characteristics	Sym.	Min.	Typ.	Max.	Units	Notes
1	Supply current LVPECL drivers - unloaded	I_{dd_unload}		122		mA	Unloaded
2	Supply current LVPECL drivers - loaded (all outputs are active)	I_{dd_load}		257		mA	Including power to $R_L = 50\Omega$

DC Electrical Characteristics - Inputs and Outputs - for 3.3 V Supply

	Characteristics	Sym.	Min.	Typ.	Max.	Units	Notes
1	CMOS control logic high-level input voltage	V_{CIH}	$0.7 \cdot V_{DD}$			V	
2	CMOS control logic low-level input voltage	V_{CIL}			$0.3 \cdot V_{DD}$	V	
3	CMOS control logic Input leakage current	I_{IL}		1		μA	$V_I = V_{DD}$ or 0 V
1	Differential input common mode voltage	V_{CM}	1.1		2.0	V	

DC Electrical Characteristics - Inputs and Outputs - for 3.3 V Supply

	Characteristics	Sym.	Min.	Typ.	Max.	Units	Notes
2	Differential input voltage difference	V_{ID}	0.25		1	V	
4	LVPECL output high voltage	V_{OH}	$V_{DD} - 1.40$			V	
5	LVPECL output low voltage	V_{OL}			$V_{DD} - 1.62$	V	
6	LVPECL output differential voltage*	V_{OD}	0.5		0.9	V	

* Parameter measured from 125 MHz to 750 MHz

DC Electrical Characteristics - Inputs and Outputs - for 2.5 V Supply

	Characteristics	Sym.	Min.	Typ.	Max.	Units	Notes
1	CMOS control logic high-level input voltage	V_{CIH}	$0.7 * V_{DD}$			V	
2	CMOS control logic low-level input voltage	V_{CIL}			$0.3 * V_{DD}$	V	
3	CMOS control logic Input leakage current	I_{IL}		1		μA	$V_I = V_{DD}$ or 0 V
1	Differential input common mode voltage	V_{CM}	1.1		1.6	V	
2	Differential input voltage difference	V_{ID}	0.25		1	V	
4	LVPECL output high voltage	V_{OH}	$V_{DD} - 1.40$			V	
5	LVPECL output low voltage	V_{OL}			$V_{DD} - 1.62$	V	
6	LVPECL output differential voltage*	V_{OD}	0.4		0.9	V	

* Parameter measured from 125 MHz to 750 MHz

**Figure 21 - Differential and Single-Ended Output Voltages Parameter Definitions**

AC Electrical Characteristics* - Inputs and Outputs (see Figure 22) - for 2.5/3.3 V supply.

	Characteristics	Sym.	Min.	Typ.	Max.	Units	Notes
1	Maximum Operating Frequency	$1/t_p$			750	MHz	
2	Input to output clock propagation delay	t_{pd}	0	1	2	ns	
3	Output to output skew	$t_{out2out}$		50	100	ps	
4	Part to part output skew	$t_{part2part}$		80	300	ps	
5	Output clock Duty Cycle degradation	t_{PWH}/t_{PWL}	-2	0	2	Percent	
6	LVPECL Output slew rate	r_{SL}	0.75	1.2		V/ns	
7	Reference transition time	t_{switch}		0.5	1	us	

* Supply voltage and operating temperature are as per Recommended Operating Conditions




Figure 22 - Input To Output Timing

5.0 Performance Characterization

Additive Jitter at 2.5 V*

	Output Frequency (MHz)	Jitter Measurement Filter	Typical RMS (fs)	Notes
1	125	12 kHz - 20 MHz	131	
2	212.5	12 kHz - 20 MHz	105	
3	311.04	12 kHz - 20 MHz	88	
4	425	12 kHz - 20 MHz	67	
5	500	12 kHz - 20 MHz	53	
6	622.08	12 kHz - 20 MHz	38	
7	750	12 kHz - 20 MHz	34	

*The values in this table were taken with an approximate slew rate of 0.8 V/ns.

Additive Jitter at 3.3 V*

	Output Frequency (MHz)	Jitter Measurement Filter	Typical RMS (fs)	Notes
1	125	12 kHz - 20 MHz	116	
2	212.5	12 kHz - 20 MHz	86	
3	311.04	12 kHz - 20 MHz	73	
4	425	12 kHz - 20 MHz	60	
5	500	12 kHz - 20 MHz	50	
6	622.08	12 kHz - 20 MHz	42	
7	750	12 kHz - 20 MHz	40	


*The values in this table were taken with an approximate slew rate of 0.8 V/ns.

Additive Jitter from a Power Supply Tone*


Carrier frequency	Parameter	Typical	Units	Notes
125MHz	25 mV at 100 kHz	126	fs RMS	
750MHz	25 mV at 100 kHz	69	fs RMS	

* The values in this table are the additive periodic jitter caused by an interfering tone typically caused by a switching power supply. For this test, measurements were taken over the full temperature and voltage range for $V_{DD} = 2.5$ V. The magnitude of the interfering tone is measured at the DUT.


6.0 Typical Behavior




Typical Phase Noise at 622.08 MHz



Typical Waveformat 155.52 MHz




Input Slew Rate versus Additive Jitter




Propagation Delay versus Temperature


Note: This is for a single device. For more details see the




V_{OD} versus Frequency




Power Supply Tone Frequency (at 25 mV) versus PSRR at 125 MHz



Power Supply Tone Frequency (at 25 mV) versus Additive Jitter at 125 MHz



Power Supply Tone Magnitude (at 100 kHz) versus PSRR at 125 MHz




Power Supply Tone Magnitude (at 100 kHz) versus Additive Jitter at 125 MHz

7.0 Package Characteristics

Thermal Data

Parameter	Symbol	Test Condition	Value	Unit
Junction to Ambient Thermal Resistance	Θ_{JA}	Still Air	37.4	$^{\circ}\text{C}/\text{W}$
		1 m/s	33.1	
		2 m/s	31.5	
Junction to Case Thermal Resistance	Θ_{JC}		24.4	$^{\circ}\text{C}/\text{W}$
Junction to Board Thermal Resistance	Θ_{JB}		19.5	$^{\circ}\text{C}/\text{W}$
Maximum Junction Temperature*	T_{jmax}		125	$^{\circ}\text{C}$
Maximum Ambient Temperature	T_A		85	$^{\circ}\text{C}$

8.0 Mechanical Drawing





**For more information about all Microsemi products visit our Web Site at
www.microsemi.com**

Information relating to products and services furnished herein by Microsemi Corporation or its subsidiaries (collectively "Microsemi") is believed to be reliable. However, Microsemi assumes no liability for errors that may appear in this publication, or for liability otherwise arising from the application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use. Neither the supply of such information or purchase of product or service conveys any license, either express or implied, under patents or other intellectual property rights owned by Microsemi or licensed from third parties by Microsemi, whatsoever. Purchasers of products are also hereby notified that the use of product in certain ways or in combination with Microsemi, or non-Microsemi furnished goods or services may infringe patents or other intellectual property rights owned by Microsemi.

This publication is issued to provide information only and (unless agreed by Microsemi in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. The products, their specifications, services and other information appearing in this publication are subject to change by Microsemi without notice. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. Manufacturing does not necessarily include testing of all functions or parameters. These products are not suitable for use in any medical **and other** products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to Microsemi's conditions of sale which are available on request.

Purchase of Microsemi's I2C components conveys a license under the Philips I2C Patent rights to use these components in an I2C System, provided that the system conforms to the I2C Standard Specification as defined by Philips.

Microsemi, ZL, and combinations thereof, VoiceEdge, VoicePort, SLAC, ISLIC, ISLAC and VoicePath are trademarks of Microsemi Corporation.

TECHNICAL DOCUMENTATION - NOT FOR RESALE
